Open access peer-reviewed Edited volume

VLSI

The process of Integrated Circuits (IC) started its era of VLSI (Very Large Scale Integration) in 1970’s when thousands of transistors were integrated into one single chip. Nowadays we are able to integrate more than a billion transistors on a single chip. However, the term “VLSI” is still being used, though there was some effort to coin a new term ULSI (Ultra-Large Scale Integration) for fine distinctions many years ago. VLSI technology has brought tremendous benefits to our everyday life since its occurrence. VLSI circuits are used everywhere, real applications include microprocessors in a personal computer or workstation, chips in a graphic card, digital camera or camcorder, chips in a cell phone or a portable computing device, and embedded processors in an automobile, et al. VLSI covers many phases of design and fabrication of integrated circuits. For a commercial chip design, it involves system definition, VLSI architecture design and optimization, RTL (register transfer language) coding, (pre- and post-synthesis) simulation and verification, synthesis, place and route, timing analyses and timing closure, and multi-step semiconductor device fabrication including wafer processing, die preparation, IC packaging and testing, et al. As the process technology scales down, hundreds or even thousands of millions of transistors are integrated into one single chip. Hence, more and more complicated systems can be integrated into a single chip, the so-called System-on-chip (SoC), which brings to VLSI engineers ever increasingly challenges to master techniques in various phases of VLSI design. For modern SoC design, practical applications are usually speed hungry. For instance, Ethernet standard has evolved from 10Mbps to 10Gbps. Now the specification for 100Mbps Ethernet is on the way. On the other hand, with the popularity of wireless and portable computing devices, low power consumption has become extremely critical. To meet these contradicting requirements, VLSI designers have to perform optimizations at all levels of design. This book is intended to cover a wide range of VLSI design topics. The book can be roughly partitioned into four parts. Part I is mainly focused on algorithmic level and architectural level VLSI design and optimization for image and video signal processing systems. Part II addresses VLSI design optimizations for cryptography and error correction coding. Part III discusses general SoC design techniques as well as other application-specific VLSI design optimizations. The last part will cover generic nano-scale circuit-level design techniques.

Read more >Order hardcopy
IntechOpen
VLSIEdited by Zhongfeng Wang

Published: February 1st 2010

ISBN: 978-953-307-049-0

Copyright year: 2010

Books open for chapter submissions

43694 Total Chapter Downloads

11 Crossref Citations

14 Web of Science Citations

27 Dimensions Citations

chaptersDownloads

Open access peer-reviewed

1. Discrete Wavelet Transform Structures for VLSI Architecture Design

By Hannu Olkkonen and Juuso T. Olkkonen

2396

Open access peer-reviewed

2. High Performance Parallel Pipelined Lifting-based VLSI Architectures for Two-Dimensional Inverse Discrete Wavelet Transform

By Ibrahim Saeed Koko and Herman Agustiawan

1522

Open access peer-reviewed

3. Contour-Based Binary Motion Estimation Algorithm and VLSI Design for MPEG-4 Shape Coding

By Tsung-Han Tsai, Chia-Pin Chen and Yu-Nan Pan

1648

Open access peer-reviewed

4. Memory-Efficient Hardware Architecture of 2-D Dual-Mode Lifting-Based Discrete Wavelet Transform for JPEG2000

By Chih-Hsien Hsia and Jen-Shiun Chiang

1588

Open access peer-reviewed

5. Full HD JPEG XR Encoder Design for Digital Photography Applications

By Ching-Yen Chien, Sheng-Chieh Huang, Chia-Ho Pan and Liang-Gee Chen

3057

Open access peer-reviewed

6. The Design of IP Cores in Finite Field for Error Correction

By Ming-Haw Jing, Jian-Hong Chen, Yan-Haw Chen, Zih-Heng Chen and Yaotsu Chang

1469

Open access peer-reviewed

7. Scalable and Systolic Gaussian Normal Basis Multipliers over GF(2m) Using Hankel Matrix-Vector Representation

By Chiou-Yng Lee

1663

Open access peer-reviewed

8. High-Speed VLSI Architectures for Turbo Decoders

By Zhongfeng Wang and Xinming Huang

2560

Open access peer-reviewed

9. Ultra-High Speed LDPC Code Design and Implementation

By Jin Sha, Zhongfeng Wang and Minglun Gao

3042

Open access peer-reviewed

10. A Methodology for Parabolic Synthesis

By Erik Hertz and Peter Nilsson

1339

Open access peer-reviewed

11. Fully Systolic FFT Architectures for Giga-Sample Applications

By D. Reisis

2693

Open access peer-reviewed

12. Radio-Frequency (RF) Beamforming Using Systolic FPGA-based Two Dimensional (2D) IIR Space-Time Filters

By Arjuna Madanayake and Leonard T. Bruton

2239

Open access peer-reviewed

13. A VLSI Architecture for Output Probability Computations of HMM-based Recognition Systems

By Kazuhiro Nakamura, Masatoshi Yamamoto, Kazuyoshi Takagi and Naofumi Takagi

1684

Open access peer-reviewed

14. Efficient Built-in Self-Test for Video Coding Cores: A Case Study on Motion Estimation Computing Array

By Chun-Lung Hsu, Yu-Sheng Huang and Chen-Kai Chen

1744

Open access peer-reviewed

15. SOC Design for Speech-to-Speech Translation

By Shun-Chieh Lin, Jia-Ching Wang, Jhing-Fa Wang, Fan-Min Li and Jer-Hao Hsu

1491

Open access peer-reviewed

16. A Novel De Bruijn Based Mesh Topology for Networks-on-Chip

By Reza Sabbaghi-Nadooshan, Mehdi Modarressi and Hamid Sarbazi-Azad

1775

Open access peer-reviewed

17. On the Efficient Design & Synthesis of Differential Clock Distribution Networks

By Houman Zarrabi, Zeljko Zilic, Yvon Savaria and A. J. Al-Khalili

2417

Open access peer-reviewed

18. Robust Design and Test of Analog/Mixed-Signal Circuits in Deeply Scaled CMOS Technologies

By Guo Yu and Peng Li

2045

Open access peer-reviewed

19. Nanoelectronic Design Based on a CNT Nano-Architecture

By Bao Liu

2066

Open access peer-reviewed

20. A New Technique of Interconnect Effects Equalization by Using Negative Group Delay Active Circuits

By Blaise Ravelo, Andre Perennec and Marc Le Roy

1829

Open access peer-reviewed

21. Book Embeddings

By Said Bettayeb

1650

Open access peer-reviewed

22. VLSI Thermal Analysis and Monitoring

By Ahmed Lakhssassi and Mohammed Bougataya

1777

Edited volume and chapters are indexed in

  • Worldcat
  • OpenAIRE
  • Google Scholar
  • AZ ebsco
  • Base
  • CNKI
  • IET Inspec

Order a hardcopy of the Edited volume

Free shipping with DHL Express

Hardcover (ex. VAT)£170

Order now

Residents of European Union countries need to add a Book Value-Added Tax of 5%. Institutions and companies, registered as VAT taxable entities in their own EU member state, will not pay VAT by providing IntechOpen with their VAT registration number. This is made possible by the EU reverse charge method.

Special discount for IntechOpen contributors

All IntechOpen contributors are offered special discounts starting at 40% OFF available through your personal dashboard

Login and purchase