Open Access is an initiative that aims to make scientific research freely available to all. To date our community has made over 100 million downloads. It’s based on principles of collaboration, unobstructed discovery, and, most importantly, scientific progression. As PhD students, we found it difficult to access the research we needed, so we decided to create a new Open Access publisher that levels the playing field for scientists across the world. How? By making research easy to access, and puts the academic needs of the researchers before the business interests of publishers.
We are a community of more than 103,000 authors and editors from 3,291 institutions spanning 160 countries, including Nobel Prize winners and some of the world’s most-cited researchers. Publishing on IntechOpen allows authors to earn citations and find new collaborators, meaning more people see your work not only from your own field of study, but from other related fields too.
To purchase hard copies of this book, please contact the representative in India:
CBS Publishers & Distributors Pvt. Ltd.
www.cbspd.com
|
customercare@cbspd.com
National Yunlin University of Science and Technology, Taiwan (R.O.C.)
*Address all correspondence to:
1. Introduction
Analog signal amplification in discrete-time system can be performed by switched-capacitor amplifiers (Martin et al., 1987). Switched-capacitor amplifier has been used in the design of digital-to-analog converter (Yang & Martin, 1989). The schematic for the switched-capacitor amplifier is shown in Figure 1.
Figure 1.
A differential-to-single-ended CMOS switched-capacitor amplifier. Depending on the input-stage clock signals, the amplifier can be either noninverting (as shown) or inverting (input-stage clocks shown in parentheses).
Assuming an infinite op amp gain, the output voltage at end of ϕ2 is given by
Vout(nT)=C1C2Vin(nT−T2)E1
irrespective of the op amp offset voltage. If the clock waveforms shown in parentheses are used, then an inverting function is realized, and
To improve the overall linearity, minimize the effect of common-mode interference and noise, the fully differential approach has obtained wider acceptance for accurate and/or high-speed signal processing. The switched-capacitor amplifier in (Martin et al., 1987) is a differential-to-single-ended design. A fully differential switched–capacitor amplifier using series compensation MOSFET capacitors has been presented in (Yoshizawa et al., 1999). However its operating voltage is ±2.5-V. Consequently there is an increasing demand to extend these improvements to this circuit.
This chapter describes the design of two 1V fully differential CMOS switched-capacitor amplifiers in a standard CMOS technology using improved bootstrapped switches. In section 2, the circuit realization of these two switched-capacitor amplifiers is addressed. In section 3 the circuit design of low-voltage building blocks is described. Experimental results are presented in section 4 to support the ideas put forth in paper. Finally conclusion is given.
First low-voltage fully differential CMOS switched-capacitor amplifier. Depending on the input-stage clock signals, the amplifier can be either noninverting (as shown) or inverting (input-stage clocks shown in parentheses).
Figure 2 shows the first low-voltage fully differential CMOS switched-capacitor amplifier based on improved bootstrapped switches described in section 3.2, where switches S1-S4 and S1’-S4’ are matched improved bootstrapped switch pairs and switches S5-S6 and S5’-S6’ are NMOS matched switch pairs. In order to minimize the number of improved bootstrapped switches, two analog reference voltages are used: VSSat the op amp input where a normal NMOS switch can be used to switch the lowest supply voltage, and a VDD+VSS2 common-mode voltage at the op amp output and the circuit input to maximize the signal swing. The improved bootstrapped switch is used to switch signals at this voltage level. Figure 3 is the single-ended version of Figure 2.
Figure 3.
Single-ended version of Figure 2.
To see how this circuit operates, consider the inverting circuit during the reset phase (ϕ1) and during valid output phase (ϕ2), as shown in Figure 4. Then based on charge conservation principle we can write:
It should be noted that the clock waveforms with the primed superscripts change before the nonprimed waveforms in order to reduce nonlinearities due to charge injection.
Another technique to further reduce the number of improved bootstrapped switches is shown in Figure 5, where switches S1 and S4 and S1’ and S4’ are matched improved bootstrapped switch pairs. Those switches connected to VSS are realized with NMOS transistors, while those switches connected to VDD are realized with PMOS transistors. In Figure 5 a single reference voltage at VSS is used. However, the signal still varies around VDD+VSS2 at the circuit input as well as at the op amp output to preserve the maximum swing. The difference between the two reference voltages is compensated by injecting a fixed amount of charge at the op amp input using extra capacitor pairs CM1=C12andCM2=C22 (C′M1=C′12andC′M2=C′22) switching between VDD and VSS (Baschirotto & Castello, 1997). Figure 6 is the single-ended version of Figure 5.
Figure 4.
Single-ended CMOS switched-capacitor amplifier, (a) during reset phase (ϕ1), (b) during valid output phase (ϕ2
To see how this circuit operates, consider the inverting circuit during the reset phase (ϕ1) and during valid output phase (ϕ2), as shown in Figure 7.
Then based on charge conservation principle we can write:
Second low-voltage fully differential CMOS switched-capacitor amplifier. Depending on the input-stage clock signals, the amplifier can be either noninverting (as shown) or inverting (input-stage clocks shown in parentheses).
Figure 6.
Single-ended version of Figure 5.
Figure 7.
Single-ended CMOS switched-capacitor amplifier, (a) during reset phase (ϕ1), (b) during valid output phase (ϕ2
In this section, the low-voltage circuit building blocks used in the two fully differential CMOS switched-capacitor amplifiers are discussed
3.1. Op Amp
Figure 8 shows the used op amp. It is based on a fully differential folded-cascode p-type two-stage Miller-compensated configuration. The second stage is a common-source amplifier with active load which also allows a large output swing. In order to avoid the common-mode feedback (CMFB) circuit for the first stage, transistors M51, M52, M61, and M62 are used, which is similar to (Waltari & Halonen, 1998). For the second stage, a simple passive switched-capacitor CMFB circuit, shown in Figure 9, is used. The improved bootstrapped switches are used to connect and disconnect the common-mode sensing capacitor.
Figure 8.
Low-voltage op amp.
Figure 9.
Common-mode feedback circuit for the low-voltage op amp.
3.2. Improved bootstrapped switch
The improved bootstrapped switch shown in Figure 10 is utilized in the proposed circuit. The circuitry is improved version of that presented in (Abo & Gray, 1999). In the circuit presented in (Abo & Gray, 1999), the voltage at the drain side of the main switch M11 must be always higher than that at the source side at the switching moment to prevent the gate-drain voltage from exceeding VDD during the turn-on transient. In order to overcome this limitation, an additional transistor M14 has been added on the drain side, such that the switch M11 becomes completely symmetrical. This bootstrapping circuit thus allows switch operation (transistor M11) from rail-to-rail while limiting all gate-source/drain voltages to VDD avoiding any oxide overstress.
Based on the principles presented earlier, we have designed two 1-V fully differential CMOS switched-capacitor amplifiers. These two switched-capacitor amplifiers were operated with ±0.5-V. The capacitor sizes used were C1=1.25-pF, C2=0.25-pF, and C3=0.25-pF, for a nominal gain of -5. The circuits of Figure 2 and Figure 5 were fabricated using a TSMC 0.35-μm double-poly four-metal CMOS technology. Figure 11 and Figure 12 show the photomicrographs of Figure 2 and Figure 5, respectively. The chip areas of Figure 2 and Figure 5 excluding bonding pads are 414×278-μm2 and 460×330-μm2, respectively.
Figure 11.
Photomicrograph of Figure 2.
Figure 12.
Photomicrograph of Figure 5.
Two figures of the measured input/output waveforms for 0.2V peak-to-peak sinusoidal differential input signal are shown in Figure 13 and Figure 14, respectively. The input signal was at 10kHz whereas the clock signal was at 1MHz. It can be seen that the gain is very close to the nominal value of -5.
Figure 13.
Measured differential input and output waveforms of Figure 2 (fclk=1-MHz, fin=10-kHz, sinusoidal differential input voltage=0.2-Vpp).
Figure 14.
Measured differential input and output waveforms of Figure 5 (fclk=1-MHz, fin=10-kHz, sinusoidal differential input voltage=0.2-Vpp)
Figure 15 and Figure 16 show the resulting output spectrum. As shown in Figure 15 and Figure 16, the even-order harmonics have been largely attenuated by the fully differential topology and 59dB and 52dB spurious-free dynamic range (SFDR) are exhibited, respectively. The circuits of Figure 2 and Figure 5 dissipate 206.5μW and 206.6μW, respectively with a 1V power supply.
Two fully differential CMOS 1-V switched-capacitor amplifiers have been described. Rail-to-rail operation of improved bootstrapped switches allows very low voltage robust switched-capacitor designs in standard CMOS technologies while avoiding transistor gate oxide overstress. The circuits have been fabricated and all aspects of their performance have been confirmed.
References
1.AboA. M.GrayP. R.1999A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter., IEEE J. Solid-State Circuits, May, 34599606 ,0018-9200
2.AuS.LeungB. H.1997A 1.95-V, 0.34-mW, 12-b sigma-delta modulator stabilized by local feedback loops., IEEE J. Solid-State Circuits, March, 32321328 , 0018-9200
3.BaschirottoA.CastelloR.1997A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing., IEEE J. Solid-State Circuits, December, 3219791986 , 0018-9200.
4.ChangD. Y.MoonU. K.2003 A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique., IEEE J. Solid-State Circuits, August, 3814011404 , 0018-9200
5.CheungV. S. L.et al.2001A 1-V CMOS switched-opamp switched-capacitor pseudo-2-path filter., IEEE J. Solid-State Circuits, Jan.2001, 361422 , 0018-9200
6.CheungV. S. L.et al.2002A 1-V 10.7-MHz switched-opamp bandpass∑∆ modulator using double-sampling finite-gain-compensation technique., IEEE J. Solid-State Circuits, October, 3712151225 , 0018-9200.
7.CheungV. S. L.et al.2003A 1-V 3.5-mW CMOS switched-opamp quadrature IF circuitry for Bluetooth receivers, IEEE J. Solid-State Circuits, May., 38805816 , 0018-9200.
8.CrolsJ.SteyaertM.1994Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltage, IEEE J. Solid-State Circuits, August, 29936942 , 0018-9200.
9.DessoukyM.KaiserA.2001Very low-voltage digital-audio ∑∆ modulator with 88-dB dynamic range using local switch bootstrapping, IEEE J. Solid-State Circuits, March, 36349355 , 0018-9200.
10.KeskinM.et al.2002A 1-V 10-MHz Clock-Rate 13-Bit CMOS ∑∆ modulator using unity-gain-reset opamps, IEEE J. Solid-State Circuits, July, 37817824 , 0018-9200.
15.PelusoV.et al.1997A 1.5-V 100-μW ∑∆ modulator with 12-b dynamic range using the switched-opamp technique., IEEE J. Solid-State Circuits, July, 32943952 , 0018-9200
16.PelusoV.et al.1998A 900-mV low-power ∑∆ A/D converter with 77-dB dynamic range.,” IEEE J. Solid-State Circuits, December, 3318871897 , 0018-9200.
17.RabiiS.WooleyB. A.1997A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS., IEEE J. Solid-State Circuits, June, 32783796 , 0018-9200.
18.RomboutsP.et al.2001 A 13.5-b 1.2-V micropower extended counting A/D converter., “IEEE J. Solid-State Circuits, February, 36176183 , 0018-9200.
19.SauerbreyJ.et al.2002A 0.7-V MOSFET-only switched-opamp ∑∆ modulators in standard digital CMOS technology., IEEE J. Solid-State Circuits, December, 3716621669 , 0018-9200
20.WaltariM.HalonenK. A. I.20011-V 9-Bit pipelined switched-opamp ADC,” IEEE J. Solid-State Circuits, January, 36129134 , 0018-9200.
22.WangL. .EmbabiS. H. K.2003Low-voltage high-speed switched-capacitor circuits without voltage bootstrapper, IEEE J. Solid-State Circuits, August, 3814111415 , 0013-5194.
23.WuP. Y.et al.2007 A 1-V 100-MHS/s 8-bit CMOS Switched-Opamp Pipelined ADC Using Loading-Free Architecture, IEEE J. Solid-State Circuits, April, 42730738 , 0013-5194.