Open access peer-reviewed chapter

# Dual‐Inverter Circuit Topologies for Supplying Open‐Ended Loads

Written By

Javier Riedemann Aros, Rubén Peña Guíñez and Ramón Blasco Gimenez

Submitted: 12 October 2016 Reviewed: 10 March 2017 Published: 21 June 2017

DOI: 10.5772/intechopen.68450

From the Edited Volume

## Recent Developments on Power Inverters

Edited by Ali Saghafinia

Chapter metrics overview

View Full Metrics

## Abstract

Power electronic converters are nowadays the most suitable solution to provide a variable voltage/current in industry. The most commonly used power converter is the three-phase two-level voltage source inverter which transforms a direct-current input voltage into alternating-current output voltage with adjustable magnitude and frequency. Power inverters are used to supply three-phase loads which are typically connected in wye or delta configurations. However, in previous years, a type of connection consisting on leaving both terminal ends of the load opened has been studied as an alternative to standard wye or delta connection. To supply loads with this type of connection, two power inverters (one at each terminal end of the load) are required in a circuit topology called dual-inverter. In this chapter, a general study of the dual-inverter topology is presented. The advantages and issues of such converter are studied and different modulation strategies are shown and discussed. Moreover, multilevel dual-inverter converters are presented as an extension to the basic two-level idea. For evaluation purposes, simulations results are presented.

### Keywords

• voltage source inverter
• dual-inverter
• open-end winding
• pulse width modulation

## 1. Introduction

In industrial applications, typical loads generally require to be supplied with alternating voltage of variable magnitude and frequency. To produce such voltages, power electronic converters are nowadays the standard and more suitable solution. The most commonly used power converter is the three‐phase two‐level voltage source inverter (VSI) which transforms a DC input voltage into AC output voltage with adjustable magnitude and frequency (Figure 1) [1, 2]. Three‐phase VSIs typically supply loads connected in delta (called closed connection) or in wye (called semi‐closed connection) (Figure 2), depending on the load requirements of voltage and current.

Regarding the VSI, to produce an AC output voltage, a modulation scheme should be used. The carrier‐based pulse width modulation (PWM) strategy is a standard modulation technique for power inverters [2] where a triangular (carrier) signal vtri is compared with a sinusoidal (reference) signal vref, as shown in Figure 3. The following control logic is used to generate the VSI‐IGBTs gate pulses:

vrefvtriSxp=1vref<vtriSxp=0

where Sxp with x=A,B,C is an upper switch of the inverter.

To modulate the three legs of the inverter, three sinusoidal reference signals are required of equal magnitude and frequency but phase shift 120°.

The other standard PWM strategy for three‐phase VSIs is the space vector modulation (SVM) where the possible switching states of the inverter are expressed as space vectors (Table 1) which when represented graphically form a hexagon divided in six sectors (Figure 4). The reference vector (vref) that represents the desired output voltage of the VSI should be synthetized using the available switching states in a sector [2].

States of inverter [SASBSC]
V1=[100]V2=[110]V3=[010]V4=[011]
V5=[001]V6=[101]V7=[111]V8=[000]

### Table 1.

Switching vectors of a VSI.

To apply the switching states of the inverter, the following duty cycles are considered for the active vectors [1]:

dα=msin(π3θref,o),dβ=msin(θref,o)E1

where θref,o is the angle of the output reference voltage vector and m is a modulation index.

The duty cycle of the zero vectors is given by

d0=1dαdβE2

A representation of the switching sequence in a switching period for each leg of the VSI is shown in Figure 5. As can be noted, the switching sequence aims to change the state of one switch at a time, then reducing the switching losses of the inverter.

Independent of the modulation strategy used, the standard two‐level VSI supplying delta‐ or wye‐connected loads has been widely studied for years and is a well‐known and reliable engineering solution in the industry. However, in previous years, a type of connection consisting on leaving both terminal ends of the load opened has been studied as an alternative to standard wye or delta connection (Figure 6). To supply loads with this type of connection, two VSIs are required in a circuit topology called dual‐inverter [1]. The dual‐inverter circuit can be supplied by isolated DC sources (Figure 7) [3, 4] or by a single DC source (Figure 8) [5, 6]. It can be noted that when supplying the dual‐inverter with a single DC source is equivalent to supplying each phase load with a single‐phase VSI (H‐bridge), hence the modulation scheme could be unipolar or bipolar [2].

Open‐ended load connection offers certain advantages compared to wye or delta connections, such as [7, 8]:

• Equal power input from both sides of the load; thus, each VSI is rated at half the load power rating.

• Each load phase current can be controlled independently.

• Possibility to have twice the effective switching frequency (depending on the modulation strategy).

• Possibility of reducing the common‐mode voltage (CMV).

• Extensible to more phases, therefore multiphase loads can be considered if current reduction is required.

However, an open‐ended load can have some drawbacks, such as:

• Possibility of zero sequence current flowing in the machine because of the occurrence of zero sequence voltage (ZSV).

• More complex power converter requirements, i.e. more power devices, circuit gate drives, etc.

• Complexity could affect the reliability.

• Greater weight and volume of the power converter.

When using two isolated DC sources to supply a dual‐inverter (Figure 7), the main feature is that the circulation of zero sequence current is avoided due to the circuit configuration; therefore, the focus should be in reducing the common‐mode voltage. Nevertheless, this topology requires two isolated DC sources which means two isolation transformers, increasing the cost and volume of the converter.

Several articles have been published with the use of this circuit configuration. For instance, Ref. [3] proposes a voltage harmonic suppression scheme for the dual‐inverter, whereby selecting a specific magnitude ratio of the DC sources, certain harmonic components of the output phase voltage can be eliminated. In Ref. [9], a method to extend the operating speed range of an open‐end winding electrical machine is proposed based on the voltage range enhancement.

In Ref. [10], a modulation strategy for reducing the voltage total harmonic distortion (THD) in a dual‐inverter is presented consisting on adjusting the pulses times of one of the inverters with respect to the other. In Ref. [11], a unified SVM strategy is proposed for a dual two‐level inverter system in accordance with the voltage‐second integral principle and the ratio of the two DC sources can be arbitrary positive values.

To reduce the switching losses of a dual‐inverter, a space vector modulation (SVM) strategy is presented in Ref. [12]. The strategy does not require sector identification and allows a reduction of 50% in the switching losses, in comparison to other dual‐inverter PWM techniques where one inverter is clamped at a determined switching state, while the other inverter commutates. In Ref. [13], a comparative study between three different modulation strategies for open‐ended windings AC machine drives is carried out. Simulation results are presented and the current ripple under each PWM method is analysed.

The extension of the three‐phase open‐ended windings AC machine drive to multiphase machines is presented in Refs. [1417] where different modulation strategies are presented and discussed. This extension is not straightforward because the number of possible switching states increases exponentially with the number of phases.

On the other hand, the dual‐inverter supplied by a single DC source is a cheaper and of lower volume alternative, but circulation of zero sequence current could occur if zero sequence voltage is produced. Therefore, the attention should be put on reducing the common‐mode voltage as well as the zero sequence voltage.

To eliminate the occurrence of zero sequence currents in the load, PWM strategies intended to eliminate the zero sequence voltage are proposed in Refs. [5, 6]. In Ref. [18], a SVM strategy is proposed to dynamically compensate the zero sequence current by applying the null vectors with asymmetrical duty cycles in each switching period and, in Ref. [19], the effect of the null‐vector placement in the modulation for the dual‐inverter system is thoroughly analysed. On the other hand, a closed‐loop compensation scheme to suppress the zero sequence currents in the machine is developed in Ref. [20].

In Ref. [21], a vector control scheme for an open‐end winding permanent magnet synchronous motor (PMSM) is presented considering a regulation mechanism for the zero sequence voltage, whereas in Ref. [22], a closed‐loop control strategy intended to reduce the torque ripple in a PMSM with non‐sinusoidal back electromotive force (EMF) is proposed.

To obtain a common‐mode voltage reduction, a SVM switching strategy is presented in Ref. [23]. This modulation strategy considers only voltage space vectors that do not produce common-mode voltage then reducing the problems associated to it such as the bearing currents.

A dual‐inverter configuration fed by an active rectifier without DC‐link energy storage element (so‐called direct‐link converter) is presented in Refs. [24, 25]; in Ref. [24], three modulation strategies are presented for the drive: a carrier‐based PWM and two SVM strategies. In Ref. [25], common‐mode voltage suppression is proposed and an active filter is added to the topology to inject compensating harmonic currents into the supply and allow controllable input power factor.

Finally, multiphase open‐ended windings induction motor drives are presented in Refs. [2629], where the proposed PWM techniques are intended to reduce the common‐mode voltage at the machine terminals; simulation and experimental results are also shown.

In this chapter, a general study of the dual‐inverter topology is presented. The issues of zero sequence and common‐mode voltages are thoroughly studied and different modulation strategies for the converter are shown and discussed; for evaluation purposes, simulations results are presented. Although the chapter is mainly focused on a two‐level dual‐inverter system supplied with isolated and non‐isolated DC source, multilevel dual‐inverter topologies are also discussed briefly.

## 2. The dual two‐level inverter

In this section, a mathematical model of a two‐level dual‐inverter system will be developed. The model allows understanding the generation of the phase output voltage produced by the dual‐inverter by means of the output voltage produced by the individual VSIs. The basic circuit configuration for supplying an open‐ended load consists on connecting a standard two‐level VSI at each side of the load (Figures 7 and 8). The output pole voltage of Inverter 1 (vo1) and Inverter 2 (vo2) with respect to the negative DC‐link rail, is defined by

vo1=Si1vDC,vo2=Si2vDCE3

where the switching matrices of Inverter 1 (Si1) and Inverter 2 (Si2) are as follows:

Si1=[SA1SB1SC1]=[SAp1SAn1SBp1SBn1SCp1SCn1],Si2=[SA2SB2SC2]=[SAp2SAn2SBp2SBn2SCp2SCn2].E4

and Sxpx=S¯xnx{0,1} with x=a,b,c,k=1, 2. The output phase voltages correspond to the pole voltage difference of both inverters:

vph,o=[vph,oavph,obvph,oc]T=vo1vo2=(Si1Si2)vDCE5

The three voltages produced by both output VSIs are depicted in Figure 9. These voltages are measured with respect to a midpoint of the DC link. Then it is possible to calculate the sum of the voltage vectors:

v_sum=v_A1+v_B1+v_C1+v_A2+v_B2+v_C2E6
v_sum=vA1ej0+vB1ej2π3+vC1ej2π3+vA2ejπ+vB2ejπ3+vC2ejπ3E7

Using the Euler’s formula, ejα=cos α+j sin α, it is obtained as follows:

v_sum=[vA1vA212(vB1vB2)12(vC1vC2)]+j32[vB1+vB2+vC1vC2]E8

that can be rewritten as follows:

v_sum=(vA1A212vB1B212vC1C2)+j32(vC1C2vB1B2)E9

Finally, the output voltage space vector can be defined as:

v_o=23v_sum=23(vA1A2+vB1B2ej2π3+vC1C2ej2π3)=voejθE10

where vo is the magnitude and θ the angle of the space vector. The coefficient 2/3 is a scaling factor that has been added to keep constant magnitude of the vectors during the transformation [1].

In general, each inverter can produce eight independent voltage space vectors. Thus, there are a total of 64 vector combinations for the dual‐inverter system, resulting in a space vector locus similar to a three‐level neutral point clamped (NPC) inverter [4]. The space vectors for both inverters are shown in Table 2. A representation of the individual inverters space vectors is shown in Figure 10.

States of inverter 1 [SA1SB1SC1]
V11=[100]V21=[110]V31=[010]V41=[011]
V51=[001]V61=[101]V71=[111]V81=[000]
States of inverter 2 [SA2SB2SC2]
V12=[100]V22=[110]V32=[010]V42=[011]
V52=[001]V62=[101]V72=[111]V82=[000]

### Table 2.

Switching states of the individual inverters.

Let Vij=[Vi1Vj2] with i, j=18, be the phase voltage vector combination of the dual‐inverter system; hence, a diagram of the vector locations is shown in Figure 11 [4], where the availability of redundant switching states for some voltage space vectors of the dual‐inverter can be appreciated. This diagram is obtained by carrying out the vector sum of all the possible space vector combinations of inverters 1 and 2 (Figure 10).

The magnitude of the active space voltage vectors can be calculated considering that each phase load can be supplied with a voltage of VDC, 0 or +VDC. For instance, the vector V14 applies +VDC to the phase‐a load and VDC to phase‐b and phase‐c loads. This results in:

V_14=VDCVDCej2π3VDCej2π3=2VDC<0°[V]E11

The same procedure can be used to calculate the magnitude of each active space voltage vector of the dual‐inverter system. This is summarized in Table 3.

Space VectorsMagnitude
LargestV14,V25,V36,V41,V52,V632VDC
MediumV15,V24,V35,V26,V31,V46,V51,V42,V53,V62,V13,V643VDC
LowestV65,V17,V18,V23,V84,V74,V85,V16,V34,V28,V27,V75VDC
V38,V45,V21,V76,V37,V86,V48,V47,V71,V81,V32,V56
V43,V57,V58,V72,V82,V61,V12,V83,V73,V68,V54,V67

### Table 3.

Magnitude of the dual‐inverter active space vectors.

As can be noted from Table 3 and Figure 11, the six largest vectors have a magnitude of twice the DC‐link voltage and have no redundancy. On the other hand, the higher redundancy is present for the lowest vectors each having six switching states available to produce the same output voltage.

## 3. Common‐mode and zero sequence voltages in dual‐inverters

As aforementioned, one of the main features of a dual‐inverter circuit is that it allows reducing the common‐mode voltage in the load then reducing the problems associated to it. On the other hand, it has been also stated that when supplying the dual‐inverter with a single DC source, zero sequence current can flow in the load because of the generation of zero sequence voltage. In this section, a detailed explanation about the common‐mode voltage and zero sequence voltage issues is given and solutions to reduce them are indicated.

### 3.1. Common‐mode voltage

A typical three‐phase sinusoidal power supply is balanced and symmetrical under normal conditions; that is, the sum of the three instantaneous voltages is zero. Thus, when supplying a balanced three‐phase load, the voltage between an equivalent neutral point of the load and the neutral point of the voltage source is zero. Usually, the neutral point of the power source is grounded.

On the other hand, a three‐phase PWM inverter is a source of asymmetrical voltages that switches a DC bus voltage (VDC) into the three‐phase terminals of the load, with a switching pattern that generates the proper fundamental frequency output voltage [2]. Since the output pole voltage of a two‐level inverter, with respect to the negative rail of the DC bus, can be either +VDC or zero, it is not possible to have the three terminal voltages added to zero at any instant of time. The average voltage applied to the motor (over a cycle) is kept zero, but the instantaneous sum of the voltages at the load terminals is non‐zero. Then, a voltage will appear between an equivalent neutral point of the load and the electrical ground of the system. This voltage is called common‐mode voltage [30].

In an open‐end load, such as depicted in Figure 8, the common‐mode voltage is given by [23]:

vcm=16(vA1G+vB1G+vC1G+vA2G+vB2G+vC2G)E12

where vAiG, vBiG, vCiG, with i=1, 2, are the pole voltages of each inverter with respect to the grounded neutral point of the power source (assuming in Figure 8 that the DC voltage is provided by the rectification of a grounded AC system).

Because of the typically high switching frequency of a PWM inverter in the kHz range, the common‐mode voltage has a high rate of change with respect to time (high dV/dt) and will generate common‐mode currents due to capacitive couplings (Icm=CdV/dt). Moreover, higher inverter switching frequencies will originate higher common‐mode currents.

In AC motor drives, the capacitive couplings between different parts of a machine originate many potential paths for these common‐mode currents to flow. The most common paths are [31] stator to rotor, stator winding to frame, rotor to shaft and shaft to frame. Therefore, the circulation of common‐mode currents via the motor bearings back to the grounded stator case is possible. The so‐called bearing currents have been found to be a major cause of premature bearing failure in PWM inverter motor drives [31]. Thus, a common‐mode voltage reduction has been a topic of interest for many years.

#### 3.1.1. Common‐mode voltage in open‐ended loads

One of the main advantages of an open‐ended load connection is that it allows the possibility of reducing the common‐mode voltage, then reducing the problems associated to it.

In the power converter topology shown in Figure 8, the pole voltages vAiG, vBiG, vCiG, with i=1, 2, can be expressed as follows:

vAiG=SApivpG+SAnivnGvBiG=SBpivpG+SBnivnGvCiG=SCpivpG+SCnivnGE13

where vpG and vnG are the positive and negative rail voltages of the DC link with respect to the grounded neutral point of the power source, respectively. Sxpi,Sxni{0,1} with x=A,B,C, and i=1, 2 are the switching functions of the inverter devices (0: switch closed, 1: switch opened) and Sxni=1Sxpi (due to the complementary operation of the upper and lower switches of each inverter leg). Hence, the common‐mode voltage of Eq. (12) can be rewritten as follows:

vcm=16[(SAp1+SBp1+SCp1+SAp2+SBp2+SCp2)vpG       +(SAn1+SBn1+SCn1+SAn2+SBn2+SCn2)vnG]E14

Let Nsw=SAp1+SBp1+SCp1+SAp2+SBp2+SCp2, and considering that vnG=vpG, thus

vcm=16[NswvpG+(6Nsw)(vpG)]=16vpG[2Nsw6]E15

where Nsw is the number of upper inverter switches closed.

The squared RMS value of the common‐mode voltage is as follows:

vcmRMS2=136T0T[2Nsw6]2dtE16

where T is the period of vpG. Further expansion yields:

36vcmRMS2=(4Nsw224Nsw+36)1T0Tdt=4Nsw224Nsw+36E17

Differentiating Eq. (17) with respect to Nsw and equating to zero, it can be found that vcmRMS2 (and implicitly vcmRMS) achieves a minimum value at Nsw=3, which means that in order to reduce the RMS common‐mode voltage at the machine terminals, only three upper inverter switches should be closed at each switching period.

This can be further investigated by considering a virtual midpoint of the DC link as a reference point. Then, Eq. (12) can be rewritten as follows:

vcm=16(vA10+vB10+vC10+vA20+vB20+vC20)+v0G=vcm0+v0GE18

where vcm0 is the common‐mode voltage produced by the dual‐inverter circuit with respect to a midpoint of the DC link and v0G is the voltage between a midpoint of the DC source and the ground of the system.

The common‐mode voltage produced by the 64 switching states combinations of the dual‐inverter topology (vcm0) can be calculated with Eq. (18) and is shown in Table 4.

Vcm0Voltage vector combinations
VDC/4V88
VDC/6V85,V83,V81,V58,V38,V18
VDC/12V84,V86,V82,V55,V35,V33,V51,V31
V15,V13,V11,V48,V68,V28,V53
0V14,V25,V36,V52,V87,V54,V34,V56,V32,V16
V12,V45,V43,V41,V65,V63,V23,V21,V78,V61
+VDC/12V17,V57,V37,V44,V46,V64,V24,V42
V62,V26,V22,V75,V73,V66,V71
+VDC/6V47,V74,V76,V67,V72,V27
+VDC/4V77

### Table 4.

Active space vectors producing null common‐mode voltage.

Therefore, reducing the common‐mode voltage in an open‐end load is feasible if voltage vectors contained in the fourth row in Table 4 are used.

However, it can be noted from Table 3 and Table 5 that the space vector combinations of the dual‐inverter topology which eliminate the zero sequence voltage are not the same vectors which reduce the common‐mode voltage.

VzsVoltage vector combinations
VDC/2V87
VDC/3V84,V86,V82,V57,V37,V17
VDC/6V85,V83,V54,V34,V81,V56,V52,V36
V32,V47,V14,V16,V12,V67,V27
0V88,V55,V53,V35,V33,V44,V51,V31,V46,V42
V15,V13,V64,V24,V11,V66,V62,V26,V22,V77
+VDC/6V58,V38,V45,V43,V18,V65,V25,V63
V23,V74,V41,V61,V21,V76,V72
+VDC/3V48,V68,V82,V75,V73,V71
+VDC/2V78

### Table 5.

Zero sequence voltage contributions from different space vector combinations.

### 3.2. Zero sequence voltage

It is well known that unbalanced three‐phase voltages (or currents) can be transformed into three sets of voltage components [32]. These so‐called symmetrical components are known as positive, negative and zero sequence components and can be schematically represented as shown in Figure 12a. Positive and negative sequence components correspond to three‐phase balanced rotating phasors and zero sequence components are phasors with zero‐phase shift angle. Figure 12b shows a decomposition of an unbalanced three‐phase voltage into symmetrical voltage components.

Unlike the positive and negative sequence currents, the main issue of the zero sequence currents is that they do not cancel but add up arithmetically at the neutral point of a four wire three‐phase system, eventually overloading the neutral line or producing a higher neutral to ground voltage. Additionally, harmonic currents of any sequence circulating in an AC drive may give rise to increased RMS current, thus increasing the system losses, high current/voltage THD and machine over‐heating and vibrations.

#### 3.2.1. Zero sequence voltage in open‐end loads

An open‐end load supplied by a dual‐inverter with a single DC source may suffer from zero sequence current caused by zero sequence voltage. This zero sequence voltage is produced because of the asymmetry of the instantaneous pulse width modulated phase voltages applied to the load phases (due to the voltage space vectors used). The zero sequence voltage is given by [18]:

vzs=vA1A2+vB1B2+vC1C23E19

or in terms of Eq. (5) as follows:

vzs=13k = a,  b, cvph,ok=vDC3k = A, B, C(Sk1Sk2)E20

Thus, in order to make vzs=0, the following relationship must be satisfied:

k = A, B, CSk1=k=A,B,CSk2E21

Therefore, to eliminate the instantaneous zero sequence voltage in the load is necessary and sufficient to have the same number of upper (or lower) switches closed on both output inverters at every switching period.

By using Eq. (19), the zero sequence voltage contribution from the 64 space vector combinations of the dual‐inverter topology can be calculated and is shown in Table 5. As can be noted, there are 20 space voltage vectors that do not produce zero sequence voltage, thus satisfying Eq. (21). Hence, in order to avoid the circulation of zero sequence current in the load, only these space voltage vector combinations could be used in the modulation strategy for the dual‐inverter [24].

Moreover, from Table 5 and Figure 11, it can be noted that there are two different but equivalent sets of active voltage vectors producing null zero sequence voltage (see Table 6), which could be used along with the zero voltage vectors: V11, V22, V33, V44, V55, V66, V77 and V88.

 Set 1 V15 V35 V31 V51 V53 V13 Set 2 V24 V26 V46 V42 V62 V64

### Table 6.

Active space vectors producing null zero sequence voltage.

Besides the use of space voltage vectors producing null vzs, the occurrence of low order triplen harmonics in the load phase currents could be avoided performing a dynamic balance for the zero sequence current as proposed in Ref. [18]. This dynamic compensation method will be further discussed in Section 5.

## 4. Two two‐level inverters fed by isolated DC sources

This circuit configuration is shown in Figure 7, where a standard two‐level VSI is connected at each side of the load. The VSIs are supplied by isolated DC power sources. In general, the main characteristic of this topology is that circulation of zero sequence current in the load is avoided; however, it requires two isolation transformers to supply the DC sources increasing the cost and volume of system.

As the circuit configuration does not allow to have circulation of zero sequence current, the modulation strategy should aim to reduce only the common‐mode voltage.

### 4.1. SVM strategy for common‐mode voltage reduction

It has been shown that an open‐end load offers the possibility of reducing the common‐mode voltage by using certain voltage space vector combinations of the dual‐inverter [23], as shown in Table 4. The locus of the vectors that theoretically eliminate the common‐mode voltage of the system is shown in Figure 13.

As can be noted in the locus, the vectors that reduce the common‐mode voltage are the largest and some of the lowest, then depending on the output voltage requirement, the modulation for the dual‐inverter could use the vectors of Figure 13a or b. Moreover, for the lowest vectors, there is switching states redundancy, opposite to the situation for the largest ones where all the voltage vectors can be produced by a unique switching state combination of the inverters.

However, despite the aforementioned advantage of the lowest vectors, for the modulation strategy proposed, only the largest vectors will be used attending to maximize the output voltage and because the using of all the vectors available will complicate the modulation algorithm and the benefits in terms of current/voltage THD of applying the lowest space vectors are not significant. Once selected, the space vectors to be used, Eqs. (1) and (2), are valid for calculating the duty cycles and the switching sequence is the standard used in two‐level VSIs (Figure 5).

#### 4.1.1. Simulation results

The modulation strategy for common‐mode voltage reduction has been simulated in PSim/Matlab simulation platform for the topology depicted in Figure 7, considering an R‐L load and the parameters of Table 7. The modulation index used is the maximum possible without overmodulation. The circuit implemented in PSim is shown in Figure 14 where the modulation algorithm is programmed in ‘C’ language in a special block provided by PSim software. The sub‐circuits VSI1 and VSI2 (Figure 14) contain the standard two‐level inverter shown in Figure 15. These circuits are used to simulate the required system and the obtained results (data tables) are then exported and plotted in Matlab environment.

SymbolParameterValue
fsSwitching frequency10 kHz
foOutput voltage frequency50 Hz
VDCDC voltage source300 V

### Table 7.

Simulation parameters.

The results are shown in Figures 1618. Figure 16 shows the output phase voltage (top) and its frequency spectrum (bottom). It can be noted that three levels are obtained in the load phase voltage. The frequency spectrum contains a fundamental component of 50 Hz and some low harmonic content around the switching frequency.

The output currents are shown in Figure 17 and the common‐mode voltage is shown in Figure 18. It can be seen that the sinusoidal characteristic of the currents is due to the inductive nature of the load. Moreover, it can be noted that the CMV is eliminated due to the space vectors used in the modulation.

## 5. Two two‐level inverters fed by a single DC source

The circuit configuration for a single DC source supplying a dual‐inverter has been presented in Figure 8. The main disadvantage of this converter is that zero sequence current could circulate through the load due to the generation of output zero sequence voltage. Hence, a possible solution is to modulate the dual‐inverter using only the space vectors that do not produce zero sequence voltage (Table 5). On the other hand, if the requirement is to reduce the CMV, the vectors of fourth row of Table 4 can be used. However, it can be noted from Table 4 and Table 5 that the space vectors that reduce the CMV are not the same vectors that reduce the ZSV; therefore, to reduce both voltages at a time, a special modulation strategy is presented in this section.

### 5.1. SVM strategy for zero sequence voltage reduction

As mentioned above, the zero sequence voltage applied to the load can be eliminated by using certain voltage space vectors as shown in Table 5. Moreover, it has been mentioned that there are two equivalent sets of active vectors producing vzs=0 that can be used along with eight null vectors available in the dual‐inverter. The locus of the vectors producing null vzs is shown in Figure 19.

As can be seen in Figure 19, the hexagon is divided into six sectors and among the eight null vectors available, only six are finally used (three null vectors per set) [24]. Moreover, the null vectors should be mapped depending on the sector information [24] in order to reduce the commutations in a period. The mapping is shown in Table 8.

SectorIIIIIIIVVVI
Set 1 zero vectorsV55V33V11V55V33V11
Set 2 zero vectorsV44V22V66V44V22V66

### Table 8.

Mapping of zero vectors.

From Tables 6 and 8, it can be noted that in each sector, one of the inverters keeps clamped in a specific state and the other inverter commutates between three different switching states. This allows reducing the switching losses of the converter output stages.

The zero vectors V77 and V88 are not considered for this modulation scheme since none of the active vectors (Table 6) use the states V7=[111] or V8=[000] for the individual inverters. Hence, the application of V77 or V88 in the output stages will result in more commutations per period and thus in higher switching losses than the strategy proposed with the mapping of Table 8. However, these zero states are available if vectors redundancy is required.

The space vector modulation presented allows reducing the output zero sequence voltage, then reducing the undesirable effects of the zero sequence currents. Moreover, there is voltage vectors redundancy thus allowing choosing between two equivalent sets of vectors producing the same phase voltage.

#### 5.1.1. Simulation results

The modulation strategy for zero sequence voltage reduction has also been simulated in PSim considering the parameters of Table 7 and the circuit shown in Figure 14, but considering a single DC source to supply both individual inverters. The modulation index used is the maximum possible without overmodulation. The results are shown in Figures 2022. Figure 20 shows the output phase voltage produced by the dual‐inverter (top) and its frequency spectrum (bottom). The output PWM voltage obtained is unipolar and it has a fundamental voltage of 300 V, 50 Hz and harmonic content around the switching frequency (10 kHz). As can be seen, the frequency spectrum is similar to that of SVM for CMV reduction supplying the dual‐inverter with a single DC source (Figure 16).

The output currents are shown in Figure 21. Due to the inductive nature of the load, the high frequency components of the voltage have a negligible effect on the current. Figure 22 shows the zero sequence voltage that has been eliminated due to the space vectors used in the modulation of the dual‐inverter.

### 5.2. SVM strategy for CMV reduction and ZSV compensation

It has been shown that an open‐end load offers the possibility of reducing the common‐mode voltage by using certain voltage space vector combinations of the dual‐inverter [23], as shown in Table 4. Moreover, it has been mentioned that the vectors reducing the common‐mode voltage will produce zero sequence voltage as can be noted in Tables 4 and 5. Therefore, compensation must be performed in order to avoid the circulation of zero sequence currents in the machine.

The compensation consists on eliminating the average zero sequence voltage within a sampling interval by forcing the zero sequence volt‐seconds to zero [18]. This can be done by applying the null voltage vectors with unequal times [18], then modifying the standard switching pattern shown in Figure 5 and commutating the inverters with the switching pattern of Figure 23.

As it is known which space vector will be applied in every switching period, it can be known what the zero sequence voltage will be in every switching period as well. The value of x, which causes the cancellation of the zero sequence volt‐seconds, is calculated at every sampling period to satisfy [18]:

2vzs1xd0+vzs2dα+vzs3dβ+vzs4(1x)d0=0E22

where vzsk with k=1, 2, 3, 4, is the zero sequence voltage value (calculated with Eq. (10)) at intervals xd0, dα, dβ and (1x)d0, respectively.

The x coefficient must be calculated at every switching period to allow a correct reduction of the output zero sequence volt‐seconds. The modulation strategy that is presented reduces the common‐mode voltage produced by the output VSIs of the power converter and compensates the occurrence of zero sequence voltage.

#### 5.2.1. Simulation results

The modulation for common‐mode voltage reduction and zero sequence voltage compensation is simulated considering the parameters shown in Table 7. The modulation results in a bipolar PWM waveform can be seen in the output voltage of Figure 24 (top). Figure 24 (bottom) shows the frequency spectrum of the output voltage where the high frequency components (around 10 kHz) are of higher magnitude than the modulation for zero sequence voltage reduction (Figure 20). This is due to the bipolarity of the PWM.

The output currents are shown in Figure 25, where it can be noted that zero sequence components are not present due to compensation method used. Figure 26 shows the common‐mode voltage that has been eliminated due to the space vectors used in the modulation.

## 6. Multilevel topologies

Several multilevel power converters have been developed for open‐end loads, specifically open‐end winding drive. For example, Figure 27a shows a three‐level inverter [33] and Figure 27b shows a five‐level inverter [34]. It can be noted that the five‐level inverter presents the same topology of the three‐level inverter but considering isolated DC supplies. The main advantage of the multilevel topologies is that the machine phase voltage presents lower voltage distortion increasing the performance of the drive but on the other hand, the complexity and cost of the system is also increased.

### 6.1. Carrier‐based modulation strategy

In a standard two‐level inverter, a sinusoidal (carrier‐based) pulse width modulation (SPWM) strategy requires the comparison of a triangular wave (carrier) with a sinusoidal reference signal (Figure 3). However, in multilevel inverters, more than one carrier signals are needed to perform a SPWM strategy [35]. Considering the five‐level inverter of Figure 27b, four triangular carriers are required to be compared with three sinusoidal reference signals (one reference signal for each phase). The carriers and a reference signal for one phase are shown in Figure 28. The reference signals of the other two phases are phase‐shifted ±120° and the control logic for triggering the power devices of the converter is similar to that shown in Section 1.

#### 6.1.1. Simulation results

A SPWM strategy for a five‐level dual‐inverter is simulated in PSim platform. The circuit implemented in PSim is basically the same as Figure 14, but the sub‐circuits inside VSI1 and VSI2 are those corresponding to the five‐level inverter shown in Figure 27b. The simulation considers the parameters of Table 7.

Figure 29 shows the output phase voltage (top) and its frequency spectrum (bottom). The benefit of five‐level operation in terms of voltage quality can be noted in the almost negligible harmonic content of the waveform. The output currents are shown in Figure 30 which presents a sinusoidal waveform due to the inductive nature of the load.

## 7. Conclusion

The dual‐inverter circuit to supply open‐ended loads has been presented. The possibility of supplying the VSI either from different or the same DC voltage sources have been emphasized, stating the main advantages and disadvantages of both alternatives. The main features of the topology have been studied and different modulation strategies have been developed attending the reduction of common‐mode voltage when the topology uses different DC power sources and the reduction of common‐mode voltage and/or zero sequence voltage when the topology uses a single DC power supply for both VSIs. Simulation results showing the performance of the modulation strategies proposed have been presented where isolated and non‐isolated DC power supplies have been considered. Moreover, multilevel dual‐inverter circuits have been discussed as an alternative to produce higher quality voltages and a standard SPWM strategy has been commented and simulated. The results are encouraging and demonstrate the applicability of the topology for open‐end terminal loads.

## Acknowledgments

This work was funded by The Chilean Research Fondecyt Grant 1151325 and by CONICYT/FONDAP/15110019. The financial support given by University of Bío‐Bío Research Project N°GI160510 EF is also acknowledged.

## Nomenclature

 AC Alternating‐current CMV Common‐mode voltage DC Direct‐current EMF Electromotive force IGBT Insulated gate bipolar transistor NPC Neutral point clamped PMSM Permanent magnet synchronous motor PWM Pulse width modulation SPWM Sinusoidal (carrier‐based) pulse width modulation SVM Space vector modulation THD Total harmonic distortion VSI Voltage source inverter ZSV Zero sequence voltage

## References

1. 1. Rashid M. Power Electronics: Circuits, Devices, and Applications. 3rd ed. 2003. ISBN: 0131011405
2. 2. Mohan N, Undeland T, Robbins W. Power Electronics: Converters, Applications, and Design. 3rd ed. 2002. ISBN: 0471226939
3. 3. Mohapatra KK, Gopakumar K, Somasekhar VT, Umanand L. A harmonic elimination and suppression scheme for an open‐end winding induction motor drive. IEEE Transactions on Industrial Electronics. December 2003;50(6): 1187‐1198
4. 4. George DS, Baiju MR. Decoupled random modulation technique for an open‐end winding induction motor based 3‐level inverter. IEEE Symposium on Industrial Electronics & Applications. 4–6 October 2009;2: 1022‐1027
5. 5. Somasekhar VT, Gopakumar K, Shivakumar EG, Sinha SK. A space vector modulation scheme for a dual two level inverter fed open end winding induction motor drive for the elimination of zero sequence currents. European Power Electronic and Drives Journal. March 2002;12(2)
6. 6. Oleschuk V, Sizov A, Bose BK, Stankovic AM. Phase‐Shift‐Based Synchronous Modulation of Dual Inverters for an Open‐End Winding Motor Drive with Elimination of Zero Sequence Currents. International Conference on Power Electronics and Drives Systems. 16–18 January 2006;1: 325‐330
7. 7. Wang Y, Panda D, Lipo TA, Di Pan. Open‐Winding Power Conversion Systems Fed by Half‐Controlled Converters. IEEE Transactions on Power Electronics. May 2013;28(5):2427‐2436
8. 8. Wang Y, Lipo TA, Pan D. Robust operation of double‐output AC machine drive. 2011 IEEE 8th International Conference on Power Electronics and ECCE Asia (ICPE & ECCE); 30 May–3 June 2011; pp.140‐144
9. 9. Gerrits T, Wijnands CGE, Paulides JJH, Duarte JL, Lomonova EA. Operating range advancement of a dual‐inverter driven machine through voltage range enhancement. IEEE Transactions on Transportation Electrification. September 2016; 2(3): 322‐334
10. 10. Kiadehi AD, Drissi KEK, Pasquier C. Voltage THD Reduction for Dual‐Inverter Fed Open‐End Load With Isolated DC Sources. IEEE Transactions on Industrial Electronics. March 2017; 64(3): 2102‐2111
11. 11. Chen M, Sun DA. Unified space vector pulse width modulation for dual two‐level inverter system. IEEE Transactions on Power Electronics. February 2017; 32(2): 889‐893
12. 12. Ramachandrasekhar K, Mohan S, Srinivas S. An improved PWM for a dual two‐level inverter fed open‐end winding induction motor drive. In: 2010 XIX International Conference on Electrical Machines (ICEM); 6–8 September 2010; pp.1‐6
13. 13. Zhu B, Prasanna UR, Rajashekara K, Kubo H. Comparative study of PWM strategies for three‐phase open‐end winding induction motor drives,” In: 2014 International Power Electronics Conference (IPEC‐Hiroshima 2014–ECCE‐ASIA); 18–21 May 2014; pp. 395‐402
14. 14. Bodo N, Levi E, Jones M. Investigation of carrier‐based PWM techniques for a five‐phase open‐end winding drive topology. IEEE Transactions on Industrial Electronics. May 2013; 60(5): 2054‐2065
15. 15. Bodo N, Levi E, Jones M. “Enhanced decoupling PWM methods for five‐phase open‐end winding drives. In: 20th International Conference on Electrical Machines (ICEM ‘12);. 2–5 September 2012; pp. 939‐945
16. 16. Patkar F, Levi E, Jones M. A six‐phase multilevel space vector PWM algorithm for a dual‐inverter supplied drive 6th IET International Conference on Power Electronics, Machines and Drives (PEMD 2012); 27–29 March 2012; pp.1‐5
17. 17. Darijevic M, Jones M, Dordevic O, Levi E. Decoupled PWM control of a dual‐inverter four‐level five‐phase drive. IEEE Transactions on Power Electronics. May 2017; 32(5): 3719‐3730
18. 18. Somasekhar VT, Srinivas S, Prakash Reddy B, Nagarjuna Reddy C, Sivakumar K. Pulse width‐modulated switching strategy for the dynamic balancing of zero‐sequence current for a dual‐inverter fed open‐end winding induction motor drive. IET Electric Power Applications. July 2007; 1(4): 591‐600
19. 19. Somasekhar VT, Srinivas S, Kumar KK. Effect of zero‐vector placement in a dual‐inverter fed open‐end winding induction‐motor drive with a decoupled space‐vector PWM strategy. IEEE Transactions on Industrial Electronics. June 2008; 55(6): 2497‐2505
20. 20. Senicar F, Junge C, Gruber S, Soter S. Zero sequence current elimination for dual‐inverter fed machines with open‐end windings.” In: 36th Annual Conference on IEEE Industrial Electronics Society (IECON ‘10); 7–10 November 2010; pp. 853‐856
21. 21. An Q, Liu J, Peng Z, Sun L, Sun L. Dual‐Space Vector Control of Open‐End Winding Permanent Magnet Synchronous Motor Drive Fed by Dual Inverter. IEEE Transactions on Power Electronics. December 2016; 31(12): 8329‐8342
22. 22. Said NAM, Priestley M, Dutta R., Fletcher JE. Torque ripple minimization in dual inverter open‐end winding PMSM drives with non‐sinusoidal back‐EMFs by harmonic current suppression. 42nd Annual Conference of the IEEE Industrial Electronics Society 23‐26 October 2016 (IECON 2016); Florence, IEEE, 2016. pp. 2975‐2980
23. 23. Srinivasan P, Reddy BV, Somasekhar VT. PWM switching strategy for the elimination of common mode voltage of a two‐level inverter drive with an open‐end winding induction motor configuration. In: Joint International Conference on Power Electronics, Drives and Energy Systems (PEDES) & 2010 Power India, 2010; 20–23 December 2010; pp.1‐6
24. 24. Somani A, Gupta RK, Mohapatra KK, Basu K, Mohan N. Modulation strategies for direct‐link drive for open‐end winding AC machines. IEEE International Electric Machines and Drives Conference, 2009. (IEMDC ‘09); 3–6 May 2009; pp. 1863‐1868
25. 25. Somani A, Gupta RK, Mohapatra KK, Mohan N. A minimum‐switch direct‐link drive with common‐mode voltage suppression and active filtering for open‐end winding AC machines. In: IEEE Power Electronics Specialists Conference, 2008. (PESC ‘08); 15–19 June 2008; pp. 2889‐2893
26. 26. Bodo N, Jones M, Levi E. PWM techniques for an open‐end winding fivephase drive with a single DC source supply. In: 38th Annual Conference on IEEE Industrial Electronics Society (IECON 2012); 25–28 October 2012; pp. 3641‐3646
27. 27. Bodo N, Jones M, Levi E, Iqbal A. PWM techniques for an open‐end winding seven‐phase drive with a single DC source supply. In: 39th Annual Conference of the IEEE Industrial Electronics Society (IECON ‘13); 10–13 November 2013; pp. 5209‐5214
28. 28. Rajeevan PP, Abu‐Rub H, Iqbal A, Gopakumar K. Common mode voltage elimination scheme for dual‐inverter fed five phase AC drives with open‐end stator windings. In: 2013 IEEE International Conference on Industrial Technology (ICIT); 25–28 February 2013; pp. 1680‐1685
29. 29. Bodo N, Jones M, Levi E. A space vector PWM with common‐mode voltage elimination for open‐end winding five‐phase drives with a single DC supply. IEEE Transactions on Industrial Electronics. May 2014; 61(5): 2197‐2207
30. 30. Hongfei M, Dianguo X, Lijie M. Suppression techniques of common‐mode voltage generated by voltage source PWM inverter. The 4th International Power Electronics and Motion Control Conference, 2004. (IPEMC 2004); 14–16 August 2004; Vol. 3. pp. 1533‐1538
31. 31. Shaotang Chen, Lipo, TA, Fitzgerald D. Modeling of motor bearing currents in PWM inverter drives. In: Conference Record of the 1995 IEEE Industry Applications Conference, 1995. Thirtieth IAS Annual Meeting (IAS ‘95); 8–12 October 1995; Vol.1. pp. 388‐393
32. 32. Costa LLH, Serni PJA, Marafao FP. An analysis of Generalized Symmetrical Components in non sinusoidal three phase systems. In: 2011 Brazilian Power Electronics Conference (COBEP); 11–15 September 2011; pp. 502‐507
33. 33. Kanchan RS, Tekwani PN, Gopakumar K. Three‐level inverter scheme with common mode voltage elimination and DC‐link capacitor voltage balancing for an open end winding induction motor drive. In: 2005 IEEE Electric Machines and Drives Conference 15 May 2005. IEEE
34. 34. Baiju MR, Gopakumar K, Mohapatra KK, Somasekhar VT, Umanand L. Five‐level inverter voltage‐space phasor generation for an open‐end winding induction motor drive. In: IEE Proceedings Electric Power Applications; 9 September 2003;150(5);531‐538
35. 35. Holmes DG, Lipo TA. Pulse Width Modulation for Power Converters: Principles and Practice. Hoboken, NJ: John Wiley; 2003

Written By

Javier Riedemann Aros, Rubén Peña Guíñez and Ramón Blasco Gimenez

Submitted: 12 October 2016 Reviewed: 10 March 2017 Published: 21 June 2017