Definition of the effective masses along the radial and axial directions in cylindrical nanowire (
The phenomenal success of CMOS technology, and, then the progress of the information technology, can be attributed without any doubt to the scaling of the MOS transistor, which has been pushed during more than thirty years to increasingly levels of integration and performances. Then, MOSFETs have been fabricated always smaller, denser, faster and cheaper in order to provide ever more powerful products for digital electronics. Recently, the scaling rate has accelerated, and the MOSFET gate length is now less than 40 nm, with devices entering into the nanometer world -. The so-called “bulk” MOSFET is the basic and historical key-device of microelectronics: its dimensions have been reduced more than ~103 times during the three past decades. However, the bulk MOSFET scaling has recently encountered significant limitations, mainly related to the gate oxide (SiO2) leakage currents -, the large increase of parasitic short channel effects and the dramatic mobility reduction - due to highly doped Silicon substrates precisely used to reduce these short channel effects. Technological solutions have been proposed in order to continue to use the “bulk solution” until the 45 nm ITRS node. Most of these solutions envisage the introduction of high-permittivity gate dielectric stacks (to reduce the gate leakage, , -), midgap metal gate (to suppress the Silicon gate polydepletion-induced parasitic capacitances) and strained Silicon channel (to increase carrier mobility, ). However, in parallel to these efforts, alternative solutions to replace the conventional bulk MOSFET architecture have been proposed and studied in the recent literature. These options are numerous and can be classified in general according to three main directions: (i) the use of new materials in the continuity of the “bulk solution”, allowing increasingly MOSFET performances due to their dielectric properties (permittivity), electrostatic immunity (SOI materials), mechanical (strain), or transport (mobility) properties; (ii) the complete change of the device architecture (e.g. multiple-gate devices, Silicon nanowires MOSFET) allowing better electrostatic control, and, as a result, intrinsic channels with higher mobilities and currents; (iii) the exploitation of certain new physical phenomena that appear at the nanometer scale, such as quantum transport, substrate orientation or modification of the material band structure in devices/wires with nanometer dimensions , .
Nanowire MOSFETs with completely surrounding gate are presently considered as one of the possible solutions for replacing bulk (single-gate) devices and continuing MOSFET scaling in the nanometer scale -. The main advantage of this architecture is to offer a reinforced electrostatic coupling between the conduction channel and the gate electrode, which considerably reduces short-channel effects (SCE) compared to conventional bulk devices -. Then, the constraints on channel doping levels can be relaxed and nanowire MOSFET devices can be designed with intrinsic (pure Si) channels. This offers considerable advantages, especially in terms of mobility and elimination of doping fluctuations. The intrinsic channel can also be beneficial with regard to source-to-drain transport due to the high probability of ballistic transport.
Nanowire MOSFETs are generally designed with very thin silicon films in order to reinforce the electrostatic control of the gate over the channel. The ultra-thin silicon film creates a sufficiently narrow rectangular potential well for inducing the quantization of carrier energy. Carriers are then confined in a rectangular quantum well having feature size close to the electron wavelength. This gives rise to a splitting of the energy levels into subbands (two-dimensional (2-D) density-of-states) -, such that the lowest of the allowed energy levels for electrons (resp. for holes) in the well does not coincide with the bottom of the conduction band (resp. the top of the valence band). In nanowire devices the carrier energy is quantified in the two directions perpendicular to the source-to-drain axis (leading to one-dimensional (1-D) density-of-states). The total density of states in a 1-D system is less than that in a three-dimensional (3-D) (or classical) system, especially for low energies. Carriers occupying the lowest energy levels behave like quantized carriers while those lying at higher energies, which are not as tightly confined in the potential well, can behave like classical (3-D) particles with three degrees of freedom. As the surface electric field increases, the system becomes more quantized and more and more carriers become confined in the potential well. The quantum mechanical confinement considerably modifies the carrier distribution in the channel: the maximum of the inversion charge is shifted away from the interface into the Silicon film. Because of the smaller density of states in the 1-D system, the total population of carriers is smaller for the same Fermi level than in the corresponding 3-D (or classical) case. This phenomenon affect the net sheet charge of carriers in the inversion layer, thus requiring a larger gate voltage in order to populate a 1-D inversion layer to have the same number of carriers as the corresponding 3-D system. This leads to an increase of the threshold voltage of the MOSFET, which is an important issue, especially as the power supply voltages drop to lower levels. The gate capacitance and carrier mobility are also modified by quantum effects. These considerations indicate that the wave nature of carriers can no longer be neglected in very thin nanowire MOSFETs and has to be considered in simulation studies.
Modeling and simulation of nanowire MOSFETs devices are currently experiencing a growing interest due to unique capabilities: (i) simulation provides useful insights into device operation since all internal physical quantities that cannot be measured on real devices are available as outputs in simulation; (ii) the predictive capability of simulation studies makes possible the reduction of systematical experimental investigation of these new ultra-scaled devices; (iii) simulation offers the possibility to test hypothetical devices which have not yet been manufactured. Since computers are today considerably cheaper resources, simulation is becoming an indispensable tool for the device engineer, not only for the device optimization, but also for specific studies such as the investigation of new physical phenomena specific to the ultra-short channels (quantum confinement of carriers or short-channel electrostatic effects).
This chapter presents a simulation study of electrostatics and electronic transport in radially-symmetric nanowire MOSFETs by quantum drift-diffusion numerical simulation. In this chapter, we will investigate the operation of radially-symmetric nanowires using a 2-D/3-D Schrödinger/Poisson solver, called Cylmos. Various methods have been suggested to model quantum confinement effects. Among the approaches that are compatible with classical device simulators based on the drift-diffusion approach, the physically most accurate method is to include the Schrödinger equation into the self-consistent computation of the device characteristics . Then, the solver described in this work provides self-consistent solutions of the 2-D Schrödinger equation and the 3-D Poisson equation in cylindrical coordinates -, coupled with the drift-diffusion transport equation; this approach is commonly called in literature “quantum drift-diffusion”. Simulated drain current versus gate voltage characteristics have been compared to data obtained from simulation with commercial code with an excellent agreement. Cylmos also provides a lot of additional information and valuable physical insights (such as the 3-D profile of electrostatic potential, classical and quantum carrier densities in the channel, the energy levels and total inversion charge) used to investigate the influence of short-channel and quantum-mechanical effects. Finally, the quantum drift-diffusion code will be used to analyze electrical parameters such as threshold voltage, drain-induced barrier lowering (DIBL) effect and subthreshold swing in radially-symmetric nanowire MOSFETs. The difference between classical (i.e., without quantum confinement) and quantum threshold voltage, as function of different film silicon thicknesses in nanowire MOSFETs will be also discussed.
The chapter is organized as follows. In section 2 we describe in detail the theoretical background of our approach and the simulation code. After the description of the simulated devices, the Schrödinger, Poisson and current continuity solvers are presented. The complete discretization of these equations and the calculation algorithm are explicitly presented. In Section 3 we compare Cylmos to results obtained using a commercial simulator, particularly in terms of output parameters of the Schrödinger module and drain current. Finally, after this validation step, we use Cylmos to analyze and discuss the operation and performance of circular nanowire-based MOSFETs, including the off-state current, threshold voltage and short channel effects.
2. Theoretical background and description of the simulation code
Cylmos is based on the numerical solving of the Poisson-Schrödinger system coupled with the drift-diffusion equation. The Poisson equation is solved on the entire 3-D structure. To solve the Schrödinger equation, the device is divided into parallel vertical slices (y-z plane) (one slice per mesh point in the x direction). The 2-D Schrödinger equation is solved in each slice to obtain the wave functions, the quantum energy levels and the charge density. The solution of the Schrödinger equation in 2-D Cartesian coordinates for the nanowires with square or circular section is straightforward to implement numerically, but it requires very extensive computation time -. To simplify the calculations, in radially-symmetric nanowires it is possible to reduce the size of the two Poisson and Schrödinger equations. By expressing these equations in cylindrical coordinates and using the property of cylindrical symmetry of the structure (which implies a symmetry of the potential and wave function), the Poisson equation becomes a 2 dimensional equation and the Schrödinger equation becomes one dimensional. The Cartesian coordinates (x, y, z) are converted in cylindrical coordinates (x, r, θ), as shown in Fig.1, and considering these later, the structure is symmetrical with respect to the coordinate θ. Therefore, the coordinate θ will be ignored and the Poisson equation is solved in two dimensions, r and x, on the 2-D mesh shown in Fig. 2(a). In the same way, the circular symmetry allows us to simplify the Schrödinger equation, which will be solved on a 1-D mesh along the radial direction r, as shown in Fig. 2(b). The Schrödinger equation will be solved along vertical cut-lines, perpendicular to the x axis, in each mesh-point i of the x-axis. The advantage of this transformation is that, contrary to the 3-D-Poisson/2-D-Schrödinger equations, the 2-D-Poisson/1-D-Schrödinger system is numerically less CPU consuming. Nevertheless, this system of equations is more difficult to implement due to the form of the Laplacian operator . In the following, we detail the equations for a n-channel fully depleted nanowire MOSFET, but similar equations can be derived for p-channel structures.
The physical description of electrostatics of the nanowire device requires solving the coupled Poisson equation with the Schrödinger equation. The general Poisson equation is given by:
where ℏ is the reduced Planck constant,
Poisson, Schrödinger and drift-diffusion equations are solved using a finite difference scheme with a uniform mesh on a domain including the channel, the source and drain regions, the gate-oxide layer and the gate electrodes (Fig. 2(a)). The electric field penetration in the source/drain and electron wave function penetration in the gate-oxide can be thus taken into account.
The general flowchart of our code is presented in Fig. 3. In a first step, the quantized energy levels as well as their associated electron wave functions and populations can be obtained from the self-consistent solving of the Schrödinger and Poisson equations. The next step concerns the continuity equation which is numerically solved to ensure a constant drain current along the device channel. The continuity equation gives the numerical solution of the quasi-Fermi level, used further in the calculation of the charge density in the Schrödinger-Poisson system. After reaching the convergence, the drain current density is finally evaluated from the drift-diffusion formalism. In the following, we will explain in detail the three modules corresponding to the solving procedures for the Poisson, Schrödinger and current continuity equations. The discretization of theses equations and the simplifying assumptions used in the calculations, assumptions mainly related to the cylindrical symmetry of the structure, will be systematically explained and justified.
2.1. Description of the simulated devices
The description of the 3-D architecture of the radially-symmetric nanowire MOSFETs considered in the simulation is presented in Fig. 1. The definition of the main geometrical parameters of this structure is also shown in Fig. 1. The structure is symmetric with intrinsic thin silicon film and highly doped source and drain (NSD = 3×1020 cm-3). A midgap metal gates (Φm=4.61 eV) and a 1.0-nm-thick gate-oxide have been also considered. The source is grounded, and the gate and the drain biased at VG and VD, respectively. In order to investigate the influence of short-channel effects and quantum mechanical confinement, different gate lengths and nanowire diameters will be simulated in section 4.
2.2. Poisson solver
The Poisson equations expressed in cylindrical coordinates (x, r, θ) and ignoring the dependence in θ due to the circular symmetry of the electrostatic potential can be written under the form:
This equation is discretized using a three-point finite difference scheme applied to the grid shown in Fig. 2, as follows:
where the index
2.3. Schrödinger solver
The Schrödinger equation in cylindrical coordinates (x, r, θ) is given by:
Due to the cylindrical symmetry, we may consider wave functions of the form:
where the factor
Using relation (13), equation (12) becomes:
We recall here that the Schrödinger equation is solved along vertical cut-lines (1-D mesh along the radial direction), perpendicular to the x axis, in each mesh-point
As the Poisson equation, Schrödinger equation (14) is discretized using finite differences scheme to obtain a standard matrix eigen-value problem:
where H is the general Hamiltonian matrix. In practice, equation (16) is solved for each value of the angular momentum quantum number m separately. In the following, we will describe in detail the Hamiltonian H for a given m value.
To simplify the equations, we consider firstly
where the effective mass has been considered independent on r (since we simulate here a fully silicon nanowire). In
We explain below how the effective masses are calculated in the cylindrical silicon nanowire considered here.The conduction band of silicon has 6 equivalent minima. The variation of the energy of the conduction band near the minimum is not isotropic and constant energy surfaces are ellipsoids around each of the axes (Fig. 4). In each minimum, the electrons propagating along the axis of the ellipsoid are characterized by a longitudinal effective mass,
In order to exploit the cylindrical symmetry, we use an approximate isotropic effective mass in the radial direction. Because of this assumption, now there are only two different types of conduction band valleys: the valley along the x direction which is doubly degenerate and the valley along the radial (r) direction whose degeneracy is equal to 4. The effective masses (mr, mx) along radial and axial directions for the two types of valleys are given in Table 1.
It is important to note that in addition to the solving in one dimension of the Schrödinger equation, which drastically reduces the computation time compared to a 2-D solving, the computation time is further reduced because of the smaller number of valleys taken into account in the calculations compared to the case where an anisotropic effective mass is considered in the radial direction.The choice of an approximate isotropic effective mass for r-direction is justified by the fact that the eigenvectors and eigenenergies resulting from the cylindrical solver are very similar to those of an exact 2-D solver taking into account the anisotropy of the effective mass . In the following, the effective mass
Let’s go back now to the solving the Schrödinger equation. Using the discrete form given by eq. (17), the Schrödinger equation for
where H0(0 stands for
where symbols are given by the following equations:
The matrix H0 defined in (20) is a non-symmetric tridiagonal matrix and the computation of eigenvalues and eigenvectors of such matrix is numerically not optimized. However, using the method proposed in  by Zervos and Feiner, we can convert
Equation (24) can be rewritten in a discretized form as:
Combining equations (25) and (26) we obtain the following relation for matrix
Then we can obtain the elements of the matrix
In equation (29)
Multiplying eq. (29) from the left by
Then, eq. (29) becomes:
which is the new eigenvalue problem. The new Hamiltonian
So far, we explained the resolution of the Schrödinger equation for
In this equation, the Hamiltonian
Equation (36) is a new eigenvalue problem to be solved separately for each
The procedure described before for the solving of the Schrödinger equation is performed for both
The 1-D electron gas density is given by:
where is the 1-D density of states effective mass (for valleys 1-2 and for valleys 3-6). Similar to energy levels and wave functions,
As we said before, the 1-D Schrödinger equation is solved (using the procedure outlined above) in a vertical cut-line in each mesh point of the x axis (which means that it will be solved
2.4. Current continuity module
As we explained at the beginning of Section 2, the solution of the Schrödinger-Poisson system of equations is coupled with the current continuity equation given by relation (4). In eq. (4), the current density is defined by a model of charge transport, usually obtained in a semi-classical approximation or simplifying the Boltzmann transport equation (ETB). The simplifying assumptions made on this equation lead to several different semi-classical models such as the drift-diffusion model or the hydrodynamic model. Nevertheless, whatever the model used for the calculation of the carrier density (drift-diffusion, hydrodynamic, etc), the condition of current continuity should be guaranteed. Indeed, the continuity equations describe the evolution of carriers in the silicon nanowire film (source-channel-drain) in order to maintain a constant current along the film in which there is no charge accumulation.
In this work we consider the drift-diffusion model for which the current density is given by equation (5). The charge transport in the nanowire MOSFET simulated here involves only the minority carrier conduction. Therefore, the current density used herein concerns uniquely the electrons (for an n-channel transistor, NMOSFET), but a similar equation can be used for holes in the case of a p-channel transistor (PMOSFET) and the procedure of solving the current continuity equation will be rigorously identical with that shown below for electrons. In addition, to simplify the equations, we consider a stationary regime of operation and we assume that no process of generation or recombination of carriers occurs in our simulations. With these assumptions, equation (4) becomes:
The current density of electrons can be rewritten as a function of the quasi-Fermi level of electrons in the silicon nanowire,
where the electron diffusion coefficient,
Using the properties of vector analysis and after various algebraic manipulations, equation (44) becomes:
In cylindrical coordinates, is given by the following expression:
and G is written as:
where Σi,j is given by equation (11) and Gi,j and Ci,j are given by:
The quasi-Fermi level calculated by eq. (50) is then injected into the system of equations Poisson-Schrödinger, where it is used for the calculation of the carrier density. This density is then used to calculate a new potential, which is then reinserted into the module solving the continuity equation that gives a new quasi-Fermi level. In its turn, this new quasi-Fermi level will be injected into the Schrödinger-Poisson and so on. The loop will stop when the convergence criterion is reached. The final values of the electron density,
2.5. Drain current calculation
The drain current density (per unit area) in the drift-diffusion formalism is finally evaluated from equation (42) which can be written as:
The total current drain as a function of the applied voltages is then calculated by summing the contribution of each current line in the silicon film.
Finally, the code allows us to store the main internal key-parameters such as the carrier density, quantum energy levels, wave functions, potential, quasi-Fermi level, etc. Some of these parameters will be used for the code validation and for the analysis of the device performances in terms of threshold voltage or short-channel effects.
3. Simulation code validation
Before using the code for analyzing the operation of nanowire MOSFETs, we compared the results of the Schrödinger-Poisson module to the same data obtained from a commercial simulator (Silvaco, ) which can simulate cylindrical nanowires. We therefore compare in the following the results issued from Cylmos and Silvacoin terms of quantum energy levels, wave functions and drain current. Each time, we will obtain a very good agreement between the two data sets, which demonstrates the validity of our code.
3.1. Quantum energy levels and wave functions
We begin this comparison by looking in detail the internal parameters of the Schrödinger module, namely the quantum energy levels and associated wave functions. We distinguish here between the two radial effective masses,
Table 2 shows the comparison between the energy levels,
The wave functions corresponding to the energy levels reported in Table 2 are plotted in Fig. 5 as a function of the position on the radial direction (for
The same analysis can be conducted for the energy levels and wave functions calculated for the second radial effective mass,
In this analysis we studied the energy levels
Another remark concerns the variation of the wave functions with the radial position of the axis. For
3.2. Drain current
We also compare our code Cylmos with Silvaco in terms of drain current. Unfortunately, Silvaco does not provide the drain current, because the coupling between the Schrödinger-Poisson system of equations and the continuity equation is not yet implemented. Nevertheless, Silvaco couples the Poisson equation directly to the continuity equation (i.e. the Schrödinger equation is ignored), which makes possible the calculation of the drain current in the so-called "classical" case (this means that the quantum confinement effects are not taken into account in this approach). To facilitate comparison with Silvaco, we have implemented the same procedure in Cylmos. Thus, in our code it is possible to calculate, in addition to the "quantum" drain current (issued from the self-consistently solving of the Poisson, Schrödinger and continuity equations), the "classical" drain current (by directly coupling the Poisson equation to the continuity equation). In this “classical” case, the electron density is reevaluated using the well-known Fermi-Dirac or Boltzmann statistics:
The solving procedure is the same as explained in Section 2. The discretized Poisson equation (eq. (8)) is solved taking into account this time no more the electron density issued from the Schrödinger equation, but the "classical" electron density given by eq. (56). The potential is then calculated and is afterward injected directly into the module solving the continuity equation. The output of this module is the new quasi-Fermi level which is subsequently used in eq. (56) to calculate a new carrier density to be used in the Poisson module. In this way, a new potential is found and will be injected into the continuity equation and so on. The loop stops when the convergence criterion is reached.
Figure 8 shows the drain current, simulated in this way, for a long channel MOSFET (L=40 nm) with a circular nanowire with a diameter D=3 nm. The drain current is plotted as a function of the gate voltage for VD=50 mV. This figure illustrates that a good agreement is obtained between the results of Cylmos (“classical” drain current) and those provided by Silvaco.
We also tested a short-channel transistor, for which the gate length is equal to the diameter of the nanowire (L=D=8 nm). This transistor is probably provided with quite important short-channel electrostatic effects and it is necessary to verify that our code correctly reproduces these effects. In addition, the short-channel effects are considerably enhanced when the drain voltage is high, therefore it is important to test the current characteristics for several VD. Figure 9 shows such a verification on both characteristics plotted in linear scale (for a better view on the regime above the threshold) and in logarithmic scale (to visualize the subthreshold regime). These figures show once again an excellent agreement between Cylmos and Silvaco, which means that the electrostatic effects are properly taken into account in Cylmos.
4. Simulation results
After validating Cylmos by comparison with a commercial simulator, we use in the following our code to analyze the operation and performances of circular nanowire-based MOSFETs subjected to quantum confinement. We will particularly focus on the variation of the drain current as a function of the nanowire diameter and of the gate length and we will discuss the device performances in terms of off-state current, threshold voltage and parasitic short-channel effects. These key parameters will also be compared between the classical and the quantum-mechanical case.
4.1. Drain current characteristics
We start with the variation of the drain current as a function of the nanowire diameter. Figure 10(a) plots the drain current characteristics as a function of the gate voltage, as calculated by Cylmos, for two diameters D=5 nm and D=8 nm. Data obtained in both classical and quantum cases are shown in this figure. A first remark concerns the off-state current (i.e., value of the drain current for VG=0 V): for D=5 nm this current is lower than for D=8 nm, whatever the computation method, classical or quantum. Similarly, the current in the subthreshold regime is lower for the smallest diameter. This is due to the so-called “volume inversion” phenomenon which takes place in all multiple-gate devices in the subthreshold regime -. Thus, we logically find this phenomenon here in the circular nanowire, for which the gate completely surrounds the silicon film. Because of the volume inversion, the subthreshold current is directly proportional to the nanowire diameter, which implies that the off-state current decreases when the nanowire is thinned.
A second remark concerns the reduction of the drain current in the quantum case compared to the classical case, for both nanowire diameters considered here. As we explained earlier in this chapter, the existence of a strong quantum confinement of carriers leads to the reduction of the charge inversion in the channel (compared to the classic case where this effect is not taken into account). Therefore, for the same gate voltage VG, the quantum drain current is necessarily smaller than the classical drain current, and this for all nanowire diameters. This behavior is similar to that of all other multiple-gate devices where strong quantum confinement effects (1-D or 2-D) occur , mainly due to the geometrical construction of these devices.
Another point concerns the difference between the current calculated in the classical case and the current calculated in the quantum case. This difference is larger for D=5 nm than for D=8 nm, as can be seen in Fig. 10(a), particularly in the subthreshold regime. The explanation comes from the large variation of quantum confinement effects with the nanowire diameter. When the nanowire is thinned, the carrier confinement is more pronounced (which also implies an increase of the allowed energy levels) and the inversion charge density in the channel reduces. This increases strongly the threshold voltage and leads to a significant decrease of the drain current.
Finally, Fig. 10(b) shows the variation of the drain current as a function of the gate length for D=5 nm. In this figure we can observe that when the gate length is reduced (for the same nanowire diameter) the off-state current strongly increases and the subthreshold slope is much higher than in the case of a long channel (L=40 nm), reflecting a significant degradation of the device performances. This is due to the huge increase of short-channel effects, because in this ultra-short channel having a gate length equal to the nanowire diameter, the gate control on the electrostatic potential of the channel is much less effective. Thus, parasitic electrostatic effects dramatically increase and lead to this large increase in off-state current and subthreshold slope. This behavior appears for both classical or quantum cases.
4.2. Threshold voltage and short channel effects
For a more detailed analysis of these parasitic short-channel effects, we will now focus on the variations of the threshold voltage as a function of the gate length and of the nanowire diameter. The threshold voltage is extracted using the constant current method  from the drain current characteristics as a function of the gate voltage. In Fig. 11 we plot the variation of this threshold voltage as function of the nanowire diameter in the case of a long-channel transistor and in the case of a transistor with a channel length equal to the nanowire diameter (L=D). The results reported in this figure come from a quantum-mechanical calculation. We note that the threshold voltage of the long-channel transistor is higher than that of the short-channel transistor with L=D. This is an expected result because the short channel effects that occur in the transistor with L=D greatly reduce the threshold voltage. One can also note that when the diameter of the nanowire is reduced, the threshold voltage remains constant over a certain range of values and next begins to increase with decreasing the nanowire diameter (in both cases, long channel and short channel with L=D). This increase is due, of course, to the fact that the quantum confinement of carriers is more significant when the diameter is reduced, which induces an increase in the threshold voltage (as explained earlier). This increase is higher in the case of long channel than in the case of a short-channel. This indicates that the strong short-channel effects that exist in the channel with L=D affect the quantum confinement, which becomes weaker than in a long-channel transistor.
Another way to highlight this phenomenon is to calculate the impact of short channel effects, reflected in the SCE metric, which is equal to the difference between the threshold voltage of the short-channel transistor with L=D and the threshold voltage of the long-channel transistor (for a given diameter D). SCE is then plotted as a function of the nanowire diameter in Fig. 12. This figure shows that, after an increase and a maximum at D=8 nm, the SCE starts to decrease as the diameter reduces below 8 nm. This behavior is explained by the fact that the strong quantum confinement that occurs in these ultrafine nanowires reduces short-channel effects, which will probably lead to increased performance of these ultra-short and ultra-thin devices.
In conclusion, we described in this chapter a numerical solver, called Cylmos, that provides self-consistent solving of the 2-D Schrödinger equation and the 3-D Poisson equation in cylindrical coordinates, coupled with the drift-diffusion transport equation. We presented in details the discretization of these equations and the overall solving algorithm used to obtain the final drain current of the device. We also paid a particular attention to justify the approximations and simplifications used in the solving of these equations in cylindrical coordinates. A meticulous validation step was performed by comparing the results of our code with those issued from a commercial code. We demonstrated that our code properly takes into account particular phenomena specific to MOSFET devices based on circular nanowires with surrounding gate, such as volume inversion, short channel and quantum-mechanical effects. Simulated drain current versus gate voltage characteristics have also been successfully compared to data obtained from simulation with this commercial code. Our code was finally used to analyze electrical parameters such as drain current, off-state current, threshold voltage and short-channel effects in ultra-short radially-symmetric nanowire MOSFETs. We have shown that quantum-mechanical confinement is very important in circular nanowires, but the presence of this phenomenon reduces the impact of parasitic short-channel effects. This is a very encouraging result for the operation of future integrated circuits based on ultra-short and ultra-thin circular nanowires.
2012 International Technology Roadmap for Semiconductors. Available online: http://public.itrs.net.
T. Hiramoto, M. Saitoh, G. Tsutsui, “Emerging nanoscale Silicon devices taking advantage of nanostructure physics”, IBM J. Res.Develop., vol. 50, no. 4/5, pp. 411-418, 2006.
Y. Taur, D. Buchanan, W. Chen, D. Frank, K. Ismail, S.-H. Lo, G. Sai-Halasz, R. Viswanathan, H.-J. C. Wann, S. Wind, H.-S. Wong, “CMOS scaling into the nanometer regime”, Proc. IEEE, vol. 85, pp. 486–504, 1997.
E. P. Gusev, V. Narayanan, M. M. Frank, “Advanced high-k dielectric stacks with polySi and metal gates: Recent progress and current challenges”, IBM J. Res. Develop., vol. 50, no. 4/5, pp. 387–410, 2006.
A. Lochtefeld and D. A. Antoniadis, “On Experimental Determination of Carrier Velocity in Deeply Scaled NMOS: How Close to the Thermal Limit?”, IEEE Electron Device Lett., vol. 22, pp. 95–97, 2001.
M. V. Fischetti and S. E. Laux, “Long-Range Coulomb Interactions in Small Si Devices. Part I: Performance and Reliability”, Journal of Applied Physics, vol. 89, no. 2, pp. 1205–1231, 2001.
G. D. Wilk, R. M. Wallace, J. M. Anthony, “High-k Gate Dielectrics: Current Status and Materials Properties Considerations”, Journal of Applied Physics, vol. 89, pp. 5243-5275, 2001.
M. Houssa (Ed.), Fundamental and Technological Aspects of High-k Gate Dielectrics, IOP, London, 2004.
K. Rim, J. L. Hoyt, J. F. Gibbons, “Transconductance Enhancement in Deep Submicron Strained-Si 12-MOSFETs”, in Int. Electron Devices Meeting Tech. Dig., Dec. 1998, pp. 707–710.
W. Haensch, E. J. Nowak, R. H. Dennard, P. M. Solomon, A. Bryant, O.H. Dokumaci, A. Kumar, X. Wang, J. B. Johnson, M. V. Fischetti, “Silicon CMOS devices beyond scaling”, IBM J. Res Develop., vol. 50, no. 4/5, pp. 339-361, 2006.
J.T. Park, J.P. Colinge, "Multiple-gate SOI MOSFETs: device design guidelines", IEEE Transactions on Electron Devices, vol. 49, no. 12, pp. 2222-2229, Dec. 2002.
J. P. Colinge, M. H. Gao, A. Romano-Rodríguez, H. Maes, C. Claeys, "Silicon-on-insulator "Gate-all-around device"", in Int. Electron Devices Meeting Tech. Dig., Dec. 1990, pp. 595-598.
D. Jiménez, B. Iniguez, J. Suné, L. F. Marsal, J. Pallarès, J. Roig, D. Flores, "Continuous Analytic I–V Model for Surrounding-Gate MOSFETs", IEEE Electron Device Letters, vol. 25, no. 8, pp. 571-573, 2004.
S. A. Hareland, S. Jallepalli, W.-K. Shih, H. Wang, G. L. Chindalore, A. F. Tasch, C. M. Maziar, “A Physically-Based Model for Quantization Effects in Hole Inversion Layers”, IEEE Trans. Electron Devices, vol. 45, no. 1, pp. 179-186, 1998.
F. Stern, “Self-consistent results for n-type Si inversion layers”, Phys. Rev. B, vol. 5, p. 4891-4899, 1972.
M. Zervos and L.F. Feiner, "Electronic structure of piezoelectric double-barrier InAs/InP/InAs/InP/InAs (111) nanowires", Journal of Applied Physics, vol. 95, no. 1, pp. 281-291, 0021-8979, 2004.
D. Munteanu and J.L. Autran, "Two-dimensional Modeling of Quantum Ballistic Transport in Ultimate Double-Gate SOI Devices", Solid State Electronics, vol. 47, no. 7, pp. 1219-1225, 2003.
J. L. Autran and D. Munteanu, "Simulation of electron transport in nanoscale independent-gate DG devices using a full 2D Green’s function approach", Journal of Computational and Theoretical Nanoscience, vol. 5, pp. 1120–1127, 2008.
J. Martorell, H. Wu, and D. W. L. Sprung, “Systematic trends in self-consistent calculations of linear quantum wires”, Phys. Rev. B, vol. 50, no. 23, pp. 17298-17308, 1994.
T. Kerkhoven, A.T.Galick, U. Ravaioli, J.H. Arends, Y. Saad,“Efficient numerical simulation of electron states in quantum wires”, Journal of Applied Physics, vol. 68, no. 7,pp. 3461-3469,1990.
G. L. Snider, I. H. Tan, and E. L. Hu, “Electron states in mesa‐etched one‐dimensional quantum well wires”, Journal of Applied Physics, vol. 68, no. 6, pp. 2849 – 2853, 1990.
T. Kerkhoven, M. Raschke, and U. Ravaioli, “Self‐consistent simulation of quantum wires in periodic heterojunction structures”, Journal of Applied Physics,vol. 74, no. 2, pp. 1199 – 1204,1993.
Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, New York, 1998, p. 25.
Atlas User’s Manual, Silvaco International, Santa Clara, CA, 2010.
C. Raynaud, J.-L. Autran, P. Masson, M. Bidaud and A. Poncet,"Analysis of MOS devices capacitance-voltage characteristics based on the self-consistent solution of the Schröndinger and Poisson equation”, Mat. Res. Soc. Symp. Proceedings, vol. 592, pp. 159, 2000.
J. S. Blakemore, “Approximations for Fermi–Dirac integrals, especially the function F1/2(ηF ) used to describe electron density in a semiconductor,” Solid State Electronics, vol. 25, no. 11, pp. 1067–1076, Nov. 1982.
M. Moreau, D. Munteanu and J.L. Autran, "Simulation Analysis of Quantum Confinement and Short-Channel Effects in Independent Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistors ", Japanese Journal of Applied Physics, vol.47, no. 9, pp. 7013-7018, 2008.
Y. Taur, X. Liang, W. Wang, H. Lu, “ A continuous, analytic Drain-Current model for DG MOSFETs”, IEEE Electron Device Letters, vol. 25, no. 2, pp. 107-109, 2004.
D. Munteanu, J.L. Autran, X. Loussier, S. Harrison, R. Cerutti, T. Skotnicki, "Quantum Short-Channel Compact Modeling of Drain-Current in Double-Gate MOSFET", Solid State Electronics, vol. 50, no. 4, pp. 630-636, 2006.
D. Munteanu, J.L. Autran, V. Ferlet-Cavrois, P. Paillet, J. Baggio, K. Castellani, "3D Quantum Numerical Simulation of Single-Event Transients in Multiple-Gate Nanowire MOSFETs", IEEE Transactions on Nuclear Science, vol. 54, no. 4, pp. 994-1001, 2007.
D. Munteanu, J.L. Autran, S. Harrison, K. Nehari, O. Tintori, T. Skotnicki, "Compact Model of the Quantum Short-Channel Threshold Voltage in Symmetric Double-Gate MOSFET", Molecular Simulation, vol. 31, no. 12, pp. 831–837, 2005.