We are IntechOpen, the world's leading publisher of Open Access books Built by scientists, for scientists

6,300

Open access books available

172,000

International authors and editors

190M

Downloads

Our authors are among the

154

Countries delivered to

TOP 1%

most cited scientists

12.2%

Contributors from top 500 universities

WEB OF SCIENCE™

Selection of our books indexed in the Book Citation Index
in Web of Science™ Core Collection (BKCI)

Interested in publishing with us?
Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected.
For more information visit www.intechopen.com

Practical Approach to Induce Analog Switching Behavior in Memristive Devices: Digital-to-Analog Transformation

*Firman Mangasa Simanjuntak, Sridhar Chandrasekaran,
Debashis Panda, Aftab Saleem and Themis Prodromakis*

Abstract

The capability of memristor devices to perform weight changes upon electrical pulses mimics the analogous firing mechanism in biological synapses. This capability delivers the potential for neuromorphic computing and pushes renewed interests in fabricating memristor with analog characteristics. Nevertheless, memristors could often exhibit digital switching, either during the set, reset, or both processes that degenerate their synaptic capability, and nanodevice engineers struggle to redesign the device to achieved analog switching. This chapter overviews some important techniques to transform the switching characteristics from digital to analog in valence change and electrochemical metallization types memristors. We cover physical dynamics involving interfacial diffusion, interfacial layer, barrier layer, deposition, and electrode engineering that can induce digital-to-analog switching transformation in memristor devices.

Keywords: digital, analog, switching transformation, switching mode, resistive memory, synaptic plasticity

1. Introduction

Memristive devices offer a great promise not only for ultra-high density data storage [1] but also for in-memory computing applications [2]. In-memory computing utilizes the synaptic plasticity of the memristors, where they can mimic the biological synapse or neuron (neuromorphic) [3]. A lot of parameter should be considered to achieve high-performance memristor-based artificial synapses (dynamic range, linearity, asymmetry, level of states, etc.) [4]. Much effort has been conducted to improve these parameter, such bi-layering [5], irradiation [6], doping [7], and deposition engineering [8]. Most of synaptic parameters can also be enhanced by tuning the potentiation and depression pulse schemes [5]. Nevertheless, none of these parameters can be performed by memristors that exhibit digital characteristics. On the other hand, several challenges exist in fabricating analog memristors, and, most often, the fabricated memristors exhibit semi- or pure digital characteristics. In this chapter, we review some important methods to induce analog characteristics by nanofabrication and electrical engineering that

could provide useful insight for the device development engineers to transform their digital memristors into analog.

Resistance switching in memristor devices, set (HRS-to-LRS) and reset (LRS-to-HRS) processes, can occur either in abrupt or gradual resistance change. **Figure 1** depicts the schematic of current-voltage and conductance-pulses curves of the abrupt and gradual resistance changes [2]. The abrupt resistance change is a phenomenon where the current or conductance of the resistance states is suddenly changed at a threshold voltage, as depicted in **Figure 1(a)** and **(b)**. Any memristor devices with this digital characteristic tend to have limited capability to exhibit multiple resistance states (multibit performance). Henceforth, this abrupt behavior is also called digital switching. The only possible way to induce multibit performance is by varying the current compliance level to limit the size of the conduction filaments, and thus it controls the amount of the current that can pass through the cell (**Figure 1(b)**). On the other hand, gradual resistance change is a phenomenon where the device does not require any threshold voltage to change the current or conduction of the states, as depicted in **Figure 1(c)** and **(d)**. In this case, any given voltage or electrical pulse stimulus is able to modulate the current or conduction of the states [9]; thus, the number of the states that the memristor can exhibit is equivalent to the number of voltage or pulse stimulus it can response to (**Figure 1(d)**). Henceforth, this gradual behavior is also called analog switching.

Figure 1. Schematic of (a, b) digital and (c, d) analog switching behaviors. Reprinted from [2].

It is important to note that, based on our knowledge, the memristor, which works under unipolar mode (employing the same voltage polarity to set and reset the device), cannot show analog switching due to the rapid Joule heating process. Hence, the memristor should be designed in such a way where the Joule heating should not play a major role in its switching mechanism. Bipolar mode, however, has several variants of mode, such as conventional, complementary, and diode-like bipolar modes. **Figure 2** shows the conventional and complementary bipolar resistive switching in Pt/ZnO/TiN memristor that was observed by Khan SA et al. [10]. They suggested that the two modes can be exhibited by varying the bias condition; counter-clockwise and clockwise voltage sweeps exhibit conventional (BRS) and complementary (CRS) bipolar modes, respectively, as depicted in **Figure 1(a)** and **(b)**. The efficacy of the modes on

Figure 2. I-V curves of (a) conventional analog bipolar (BRS) and (b) complementary (CRS) resistance switching modes in Pt/ZnO/TiN memristive device. Synaptic potentiation and depression of (c) BRS and (d) CRS. Epoch training accuracy of BRS and CRS devices. (e) Training accuracy of CRS and BRS modes. Reprinted from [10].

the synaptic performance was studied **Figure 1(c)** and **(d)**. Although both modes can exhibit synaptic plasticity (potentiation and depression characteristics), BRS performs superior linearity than that of CRS and, thus, better training accuracy (**Figure 2(e)**).

Memristors having a complementary or a diode-like mode offer benefit to the circuit integrations, which they do not need to be stacked with an additional select device in the array configuration [11, 12]. However, the exact switching mechanism of the complementary and diode-like bipolar modes is still not fully understood. Likewise, the synaptic properties of the complementary and diode-like memristor devices are still less investigated. Henceforth, based on these reasons, the present chapter only focuses on the device development on the conventional bipolar memristive devices.

2. Digital-to-analog switching transformation

In some cases, a memristor device can show both abrupt and digital behaviors in the same switching cycle, such as digital set and analog reset or vice-versa. This behavior may induce better multibit performance, but it may not be sufficient to induce satisfactory synaptic performance. For example, if the set or reset process exhibits digital behavior then we can assume that the device will not exhibit good potentiation or depression, respectively. Henceforth, it is important to have analog switching for both set and reset processes. We discuss several important techniques to induce analog behavior in memristor devices. These techniques include transforming the switching conduction from filamentary to homogeneous, adding an interfacial layer below the top electrode, and electrode engineering.

2.1 Filamentary to homogeneous switching transformation

Despite the filamentary switching is more scalable friendly, as the localized filaments (approximately 20 nm) [13] take part in the switching process than the homogeneous switching, which relies on the conduction changes of the entire bulk structure. However, the homogeneous switching tends to be easier to exhibit analog behavior. The co-existence of both filamentary and homogeneous resistive switching in a single device can be observed by adjusting the electrical operation (biasing condition).

Huang C-H et al. [14] reported that a digital unipolar in Pt/ZnO/Pt device could be controlled to show analog bipolar switching mode after reversing the bias condition at higher current compliance (CC), as depicted in **Figure 3(a)**. The reversed bias made the switching layer consists of two regions, the oxygen-rich region (below the top electrode) and the oxygen-deficient region (above the electrode), which transformed the filamentary into homogeneous switching. The reversed-biased technique can also be useful to transform filamentary bipolar to homogeneous bipolar, as reported by Ryu H. and Kim S. shown in **Figure 3(b)** [15]. They observed that applying appropriate stop voltage sweep prior to the LRS, at the negative differential region (NDR) voltage regime, can induce homogeneous switching in the Pt/Al₂O₃/TiN devices. Even though the *I-V* hysteresis of homogeneous switching is less obvious than the filamentary, it was reported that the synaptic behavior of the homogeneous switching is significantly improved, confirming the analog nature of the device [15]. A similar result was also observed in Pt/WO_x/W device [16].

The homogeneous switching tends to dominate when the device operates at a lower current regime. Li Y. et al. [17] reported that the homogeneous switching in Ag/NiO/Pt device can be observed prior to the electroformed process, as depicted

Figure 3. Several strategies to induce homogeneous switching by controlling the biasing condition. The employment of (a) reversed bias and higher CC in Pt/ZnO/Pt device [14], (b) reversed bias at the NDR region in Pt/Al₂O₃/TiN device, [15] (c) successive voltage sweeps prior to the electroformed in the Ag/NiO/Pt device [17], and (d) opposite polarity in Fe-doped SrTiO₃ device [19]. Reprinted and adapted from [14, 15, 17, 19].

in **Figure 3(c)**. The successive voltage sweeps during positive and negative voltage incessantly decrease and increases the memristor conductance, respectively. Operating the device at a lower current regime unable to form the filament, but it

is sufficient to control the movement of the intrinsic defects within the bulk and, thus, modulate the Schottky barrier height (SBH). A variation of SBH was observed in this device at different scans, due to the widened of the Ag/p-NiO interface depletion width. A possible conduction mechanism of filament formation was also conferred there. Interestingly, as discussed there, the low temperature treated NiO device is not showing analog switching. A similar analog switching result was shown in PT/BiFeO₃/Pt device [14]. The Ag/CuAlO₂/TiO₂/p⁺⁺-Si structure was also shows similar analog switching due to the Ag ions and oxygen migration under the electric field [18]. In some cases, homogeneous and filamentary switching can also co-exist at the same current regime as well. Muenstermann R. et al. reported that the Pt/SrTiO₃(Fe)/Nb:SrTiO₃ device exhibited non-polar behavior, as shown in **Figure 3(d)** [19]. Intriguingly, the counter eightwise and eightwise switching are controlled by different switching mechanism which is filamentary and homogeneous switching, respectively.

Kim S. et al. [20] reported that the analog switching can also be achieved by a partial reset scheme. They observed that the reset process of the Cu/HfAlO_x/Si device consist of two stages where the first stage (partial reset) is controlled by an electric field and the second stage (full reset) is dominated by Joule heating mechanism, as depicted in **Figure 4(a)**. **Figure 4(b)** and **(c)** show the device exhibits digital or analog switching when it operates with a full reset or a partial reset, respectively. As expected, device that was operated with a partial reset performs better potentiation and depression than that of the full reset one, as shown in **Figure 4(d)** and **(e)**. It is still not clear the physics behind this phenomenon; however, we hypothesis that this may due to the filamentary to homogenous switching transformation as well. Nevertheless, the relationship between the conduction mechanism, analog switching, and synaptic behavior should be investigated further.

2.2 Insertion layer engineering

Analog switching can be induced by inserting a metal film between the electrode and the storage layer. Here, we discuss insertion layer techniques that can transform

Figure 4. (a) Two stages of reset process in Cu/HfAlO_x/Si device. Switching characteristics of devices having (b) full and (c) partial resets. Synaptic behavior of the devices that operate with (d) full and (e) partial resets. Reprinted and adapted from [20].

valence change and conductive-bridge type memristors from digital into analog switching. In these techniques, a metal layer is inserted between the top electrode and storage layer to control the drift of the anions and cations defects during the switching process.

2.2.1 Oxygen scavenging layer

The formation and rupture of the oxygen conducting filament in the valence change memristor are controlled by redox of oxygen, where it is mainly taken place at the electrode/oxide interfaces [6]. Hence, in order to achieve analog behavior, we need to ensure that the oxygen ions that injected to- (set process) or from (reset process) the electrode should be continuously drifted during the entire switching process.

Chang L-Y et al. suggest that the continuous drift can be done by inserting a metal layer that has similar Gibbs free energy of oxide formation (ΔG_f) value to the storage layer [21]. **Figure 5(a)** and **(b)** show the I - V curves of TiN/TiO₂/Ti and TiN/Ti/TiO₂/TiN devices, respectively; the thickness of the Ti insertion layer was 4 nm. It is observed that the device without Ti insertion layer (0Ti) exhibits digital switching; conversely, analog switching can be observed after the insertion layer was employed (4Ti). This digital-to-analog switching transformation is further confirmed by the behavior of the synaptic plasticity of the devices, as shown in **Figure 5(c)** and **(d)**. Under a given pulse scheme, the conductance change of the 0Ti device rises (potentiation) and falls (depression) abruptly; meanwhile, the synaptic plasticity in the 4Ti device is more gradual.

Figure 5. Typical I - V curves of devices made (a) without (0Ti) and (b) with Ti (4Ti) insertion layer. Potentiation and depression synaptic plasticity of (c) 0Ti and (d) 4Ti devices. Reprinted from [21].

Chang L-Y et al. compared the interfacial properties between the stacks made without and with Ti layer, as depicted in **Figure 6**; for this purpose, they inserted 20 nm thick of Ti (20Ti) to obtain a more obvious reaction at the interface. Based on the depth-XPS analysis (**Figure 6(c–e)**), the Ti layer absorbed oxygen from the TiO_2 layer and forming TiO_x interfacial layer at the TiN/TiO_2 interface. Note that the formation of the interfacial layer was occurred during the deposition process (pristine stack). Based on the material analysis, they proposed that TiO_x interfacial layer can gradually ionize the oxygen ions during set/potential and reset/depression process that promotes the occurrence of gradual switching in the device (**Figure 6(f)**).

2.2.2 Cation drift barrier layer

The conductive-bridge type memristor utilizes the electrochemical metallization process where the atoms from the active electrode (Cu, Ag, or Ni) drift to the switching layer and form the conduction bridge (filament) [22, 23]. A diffusion barrier is usually employed in this type of memristor device to control the atomic drift [24, 25]. Aftab S. et al. used an oxidizable metal TiW as a diffusion barrier layer inserted between the switching layer and active metal top electrode to transform TaOx-based memristor from digital set into analog [26]. **Figure 7** shows the I-V curves and synaptic behavior of Cu/TaOx/TiN (device A) and Cu/TiW/TaOx/TiN (device B) memristors. It was observed that the device made without the TiW barrier layer exhibits digital set with a poor synaptic behavior.

In **Figure 7(a)** and **(b)** I-V curves for both devices is shown. The forming compliance current for both devices is 500 μA and set/reset cycle compliance current is 1 mA. The device with 20 nm TiW barrier layer (Device B) insertion clearly shows gradual switching for both set and reset cycles as compared to without barrier layer (Device A) device. The gradual behavior superiority is further confirmed by synaptic plasticity as shown in **Figure 7(c)** and **(d)**. By using an optimized pulse scheme with pulse width of 10 μs they observed abrupt conductance change when positive pulses are applied for potentiation process in Device A. However, Device B shows gradual change in conductance states when positive pulses are applied for

Figure 6. Cross-sectional TEM image of (a) oTi and (b) 20Ti device stacks. (c) Intensity of N1s core level and (d) deconvolution of O1s core level spectra at various depth within the 20Ti stack. (e) Concentration of oxygen and titanium elements, and lattice-oxygen in the respective depth. (f) Conduction mechanism of the devices. Reprinted from [21].

Figure 7.
Typical I-V curves and synaptic behavior of devices made without (device A) and with (device B) TiW barrier layer. Reprinted from [26].

potentiation. Note that they also observed a significant improvement in data retention of the device made with a barrier layer.

The inserted barrier layer restricts excessive metal ions diffusion into the TaOx layer and forms an oxygen vacancy-rich TiWOx layer at the interface, as depicted in **Figure 8(a–d)**. After the insertion of barrier layer, Cu diffusion into

Figure 8.
Cross-sectional TEM image of (a) oTi and (b) 2oTi device stacks. (c) Intensity of N1s core level and (d) deconvolution of O1s core level spectra at various depth within the 2oTi stack. (e) Concentration of oxygen and titanium elements, and lattice-oxygen in the respective depth. (f) Conduction mechanism of the devices. Reprinted from [21].

the switching layer is limited to a great extent as can be seen by XPS depth spectra in **Figure 8(c)** and **(d)**. These results indicate towards the role of barrier layer TiW and interfacial layer TiWOx. The TiW insertion layer also promote confined filament which was not the case with device A having abundant Cu diffusion (**Figure 8e**). They suggest that the TiWOx interfacial layer promotes the formation of hybrid filament. Thus, device B shows superior device stability and performance compared to device A (pure metallic filament), as depicted in **Figure 8(e-f)**.

Nevertheless, Wan T. et al. [27] suggest that the digital to analog switching in Ag/SrTiO₃/FTO device can also be achieved with a pure metallic filament by controlling the size of the filament during the switching operation. They inserted a reduced graphene oxide (RGO) layer on top of the FTO bottom electrode. The RGO has high interfacial resistance and help to dissipate the Joule heat through the RGO. Hence, the size of the metallic filament can be easily tuned to perform good analog behavior.

2.3 Electrode engineering

Jang J.T. et al. [28] observed that a careful choice of top electrode material is crucial in achieving analog behavior. They compared Mo/IGZO/Pd (sample 1) and Pd/IGZO/Pd (sample 2) stacks. The devices made with the Pd top electrode exhibits digital switching, an abrupt transition in the resistance state during the set and reset operations are depicted in **Figure 9(a)**. On the other hand, the Mo/IGZO/Pd stack exhibits gradual transformation of resistance state for the set and reset operation, as shown in **Figure 9(b)**.

Energy band diagram analysis for sample 1 and sample 2 is depicted in **Figure 10(a)-(d)**. The abrupt switching in the Pd/IGZO/Pd stack is predominately due to a more significant barrier height of about 1 eV. A larger barrier height between the metal and semiconductor interface induces the formation of Schottky junction near the top and bottom electrode. However, the Mo/IGZO/Pd stack is observed to have a minimal barrier height of 0.3 eV, which significantly results in the formation of an ohmic junction near the top electrode and a Schottky junction near the bottom electrode. Thus, in the presence of an ohmic junction near the top electrode for sample 2, they observed a gradual switching behavior on engineering the top electrode. A similar phenomenon was also observed by Tang M.H. et al. [29] in Pt/ZnO/Pt and Ag/ZnO/Pt stacks devices. Digital unipolar switching behavior is observed in Pt/ZnO/Pt device and, conversely, the Ag/ZnO/Pt device exhibits analog bipolar switching. Although the paper does not discuss the detailed physics of such phenomenon, we assume that the contribution of Ag cations should play a role in achieving the analog behavior.

Figure 9. Typical I-V curves of (a) Pd/IGZO/Pd (sample 1) and (b) Mo/IGZO/Pd (sample 2) reprinted from [28].

Figure 10.
The schematic of (a) flat band diagram, (b) equilibrium, (c) positive bias, and (d) negative bias energy band diagram of sample 1 and sample 2. Reprinted from [28].

Li X. et al. [30] investigated the role of inert and oxidizable top electrode materials in trilayer $\text{AlOx}/\text{TaOx}/\text{TaOy}$ devices. The digital switching behavior is observed for the device with Pt as top electrode. The device made with Al top electrode tends to exhibit analog switching behavior. The Al top electrode interacts with the AlOx layer leading to the formation of oxygen deficient interfacial layer between AlOx and Al (top electrode). The oxygen ion migration and accumulation occur in a continuous manner and the device with Al top electrode is exhibiting gradual switching behavior during the continuous set and reset operation.

Figure 11.
The schematic and IV curve of (a) & (b) device A & (c) & (d) device B. reprinted from [31].

The method that Li X. et al. [30] proposed was further explored by C. Sun. et al. [31]. They suggest that an alloy of inert-oxidizable metal, FePt electrode, can induce analog characteristics on SiO₂ based devices. The **Figure 11(a)** and **(c)** depict the schematic representation of Device A (TiN/SiO₂/TiN) and Device B (TiN/SiO₂/FePt/TiN). The FePt electrode act as the oxygen reservoir layer which assisting in trapping of oxygen ions during the resistive switching transformation. The barrier height of the electrode is also engineered on introducing FePt electrode which influence the switching transformation from abrupt to gradual as depicted in **Figure 11(b)** and **(d)**.

3. Conclusion

We overviewed some essential techniques to fabricate analog memristive devices. Based on the techniques that we covered here, we noticed that most of the analog memristors tend to have or work at a lower current or conduction than that of digital memristors; the resistance of the On and the Off states is higher prior to the digital-to-analog transformation. Henceforth, we can assume that the employment of low voltage or current favors the exhibition of analog behavior, and thus, the synaptic characteristics can be observed easier. We hypothesized that some other way that might work to induce digital-to-analog transformation in the memristors is to engineer the partial formation of the conductive filament; this can be done by intentionally decrease the compliance current and the voltage operation. **Table 1** summarizes the switching characteristics and synaptic behavior of several devices in reported studies. It is clear that the devices that endure digital-to-analog switching transformation often suffer from low memory window and dynamic

Device structure	Switching characteristics		Synaptic behavior		Note	References
	Analog/ digital	On/off ratio	Linearity	Dynamic range (%)		
Pt/ZnO/TiN	Analog	<10	NA	33	Bipolar switching	[10]
Pr/ZnO/TiN	Semi-analog	10	NA	12.5	Complementary switching, digital set	[10]
Cu/HfAlO _x /Si	Digital	10 ⁶	NA	125	Full reset, abrupt potentiation and depression	[10]
Cu/HfAlO _x /Si	Analog	10	NA	12	Partial reset	[20]
TiN/TiO ₂ /TiN	Digital	>10	NA	800	Abrupt depression	[21]
TiN/TiO ₂ /TiN	Analog	±10	NA	26	Multibit	[21]
Cu/TaO _x /TiN	Semi-analog	Unstable	0.87	150	Digital set, abrupt potentiation	[26]
Cu/TiW/TaO _x /TiN	Analog	>10	0.69	34	Multibit	[26]

From Simanjuntak et al.

Table 1.
Several important examples of digital-to-analog switching transformation in published literature.

range. We assume that analog switching in memristor device can only work when the switching region in the cell is small or no major structural changes happen due to the repeated switching cycles or pulses.

We also addressed several challenges in the analog memristor devices that could hinder the commercialization of these devices. First, the non-linear switching modes, such as complementary and diode-like modes, have unique advantages in integrating the memristors in the array configurations; however, the synaptic reliability of the devices having these modes is still less understood, and extensive investigation is needed to study the efficacy of these modes on the synaptic plasticity. Secondly, analog memristors often suffer from short retention [14], which may not be suitable for data storage applications; however, this property opens another opportunity to modulate the long- and short-term memory plasticity of the devices that can be useful for neuromorphic computing applications. Hence, the trade-off between short retention and synaptic plasticity should be carefully managed to fit with the desired application. Third, the cycle-to-cycle operation can promote internal cell resistance variability that degenerates the analog behavior and could lead to the occurrence of digital switching [32]. Analog devices made with interfacial layer techniques may suffer from this problem due to the repeated redox reactions at the interfacial layer. Therefore, we hypothesized that a careful choice of the insertion layer plays a crucial role in achieving long cycle endurance and, thus, may prolong the exhibition of analog behavior.

Acknowledgements

This work was supported by the EPSRC Programme Grant (No. EP/R024642/1) and the H2020- FETPROACT-2018-01 SYNCH project. D. Panda thanks to DST-SERB research grant, Government of India (Grant No. SRG/2019/000129) to support this work.

Conflict of interest

The authors declare no conflict of interest.

IntechOpen

Author details

Firman Mangasa Simanjuntak^{1*}, Sridhar Chandrasekaran², Debashis Panda³, Aftab Saleem⁴ and Themis Prodromakis¹

1 Centre for Electronics Frontiers, University of Southampton, Southampton, United Kingdom

2 Advanced Research Institute, Dr. MGR Educational and Research Institute, Chennai, India

3 Department of Physics, National Institute of Science and Technology, Odisha, India

4 Department of Electrical Engineering and Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan

*Address all correspondence to: f.m.simanjuntak@soton.ac.uk

IntechOpen

© 2021 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (<http://creativecommons.org/licenses/by/3.0>), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

References

- [1] Salahuddin S, Ni K, Datta S. The era of hyper-scaling in electronics. *Nat. Electron.* 2018;1:442-450. DOI:10.1038/s41928-018-0117-x.
- [2] Xi Y, Gao B, Tang J, Chen A, Chang M-F, Hu XS, et al. In-memory Learning with Analog Resistive Switching Memory: A Review and Perspective. *Proc. IEEE* 2021;109:14-42. DOI:10.1109/JPROC.2020.3004543.
- [3] Li C, Belkin D, Li Y, Yan P, Hu M, Ge N, et al. Efficient and self-adaptive in-situ learning in multilayer memristor neural networks. *Nat. Commun.* 2018;9:7-14. DOI:10.1038/s41467-018-04484-2.
- [4] Zhao M, Gao B, Tang J, Qian H, Wu H. Reliability of analog resistive switching memory for neuromorphic computing. *Appl. Phys. Rev.* 2020;7:011301. DOI:10.1063/1.5124915.
- [5] Stathopoulos S, Khiat A, Trapatseli M, Cortese S, Serb A, Valov I, et al. Multibit memory operation of metal-oxide bi-layer memristors. *Sci. Rep.* 2017;7:17532. DOI:10.1038/s41598-017-17785-1.
- [6] Simanjuntak FM, Ohno T, Chandrasekaran S, Tseng T-Y, Samukawa S. Neutral oxygen irradiation enhanced forming-less ZnO-based transparent analog memristor devices for neuromorphic computing applications. *Nanotechnology* 2020;31:26LT01. DOI:10.1088/1361-6528/ab7fcf.
- [7] Chandrasekaran S, Simanjuntak F, Saminathan R, Panda D, Tseng T-Y. Improving linearity by introducing Al in HfO₂ as memristor synapse device. *Nanotechnology* 2019;6:107-113. DOI:10.1088/1361-6528/ab3480.
- [8] Simanjuntak FM, Ohno T, Samukawa S. Film-Nanostructure-Controlled Inerasable-to-Erasable Switching Transition in ZnO-Based Transparent Memristor Devices: Sputtering-Pressure Dependency. *ACS Appl. Electron. Mater.* 2019;1:2184-2189. DOI:10.1021/acsaelm.9b00617.
- [9] Celano U, Goux L, Belmonte A, Giammaria G, Opsomer K, Detavernier C, et al. Progressive vs. abrupt reset behavior in conductive bridging devices: A C-AFM tomography study. 2014 IEEE Int. Electron Devices Meet., IEEE; 2014, p. 14.1.1-14.1.4. DOI:10.1109/IEDM.2014.7047048.
- [10] Khan SA, Lee GH, Mahata C, Ismail M, Kim H, Kim S. Bipolar and Complementary Resistive Switching Characteristics and Neuromorphic System Simulation in a Pt/ZnO/TiN Synaptic Device. *Nanomaterials* 2021;11:315. DOI:10.3390/nano11020315.
- [11] Rosezin R, Linn E, Kugeler C, Bruchhaus R, Waser R. Crossbar Logic Using Bipolar and Complementary Resistive Switches. *IEEE Electron Device Lett.* 2011;32:710-712. DOI:10.1109/LED.2011.2127439.
- [12] Lee J, Shin J, Lee D, Lee W, Jung S, Jo M, et al. Diode-less nano-scale ZrO_x/HfO_x RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications. *Tech. Dig. - Int. Electron Devices Meet. IEDM* 2010:452-455. DOI:10.1109/IEDM.2010.5703393.
- [13] Chen J, Hsin C, Huang C, Chiu C, Huang Y. Dynamic Evolution of Conducting Nano filament in Resistive Switching Memories. *Nano Lett.* 2013.
- [14] Huang C-H, Huang J-S, Lai C-C, Huang H-W, Lin S-J, Chueh Y-L. Manipulated transformation of filamentary and homogeneous resistive switching on ZnO thin film memristor with controllable multistate. *ACS Appl.*

Mater. Interfaces 2013;5:6017-6023.
DOI:10.1021/am4007287.

[15] Ryu H, Kim S. Synaptic Characteristics from Homogeneous Resistive Switching in Pt/Al₂O₃/TiN Stack. Nanomaterials 2020;10:2055. DOI:10.3390/nano10102055.

[16] Biju KP, Liu X, Kim S, Jung S, Park J, Hwang H. Coexistence of filamentary and homogeneous resistive switching in graded WO_x thin films. Phys. Status Solidi - Rapid Res. Lett. 2011;5:89-91. DOI:10.1002/pssr.201004455.

[17] Li Y, Chu J, Duan W, Cai G, Fan X, Wang X, et al. Analog and Digital Bipolar Resistive Switching in Solution-Combustion-Processed NiO Memristor. ACS Appl. Mater. Interfaces 2018;10:24598-24606. DOI:10.1021/acsami.8b05749.

[18] Yi H, Ilyas N, Li C, Li D, Jiang X, Li W. Coexistence of Digital and Analog Resistive Switching Behaviours in Ag/CuAlO₂/TiO₂/p⁺⁺-Si Memristor. J. Phys. Conf. Ser. 2020;1637:012053. DOI:10.1088/1742-6596/1637/1/012053.

[19] Muenstermann R, Menke T, Dittmann R, Waser R. Coexistence of Filamentary and Homogeneous Resistive Switching in Fe-Doped SrTiO₃ Thin-Film Memristive Devices. Adv. Mater. 2010;22:4819-4822. DOI:10.1002/adma.201001872.

[20] Kim S, Kwon O, Ryu H, Kim S. Improved Synaptic Device Properties of HfAlO_x Dielectric on Highly Doped Silicon Substrate by Partial Reset Process. Metals (Basel). 2021;11:772. DOI:10.3390/met11050772.

[21] Chang L-Y, Simanjuntak FM, Hsu C-L, Chandrasekaran S, Tseng T-Y. Suboxide interface induced digital-to-analog switching transformation in all Ti-based memristor devices. Appl. Phys. Lett. 2020;117:073504. DOI:10.1063/5.0014829.

[22] Simanjuntak FM, Chandra sekaran S, Lin C-C, Tseng T-Y. Switching Failure Mechanism in Zinc Peroxide-Based Programmable Metallization Cell. Nanoscale Res. Lett. 2018;13:327. DOI:10.1186/s11671-018-2743-7.

[23] Simanjuntak FM, Ohno T, Samukawa S. Neutral Oxygen Beam Treated ZnO-Based Resistive Switching Memory Device. ACS Appl. Electron. Mater. 2019;1:18-24. DOI:10.1021/acsaelm.8b00055.

[24] Panda D, Simanjuntak FM, Chandrasekaran S, Pattanayak B, Singh P, Tseng T-Y. Barrier Layer Induced Switching Stability in Ga:ZnO Nanorods Based Electrochemical Metallization Memory. IEEE Trans. Nanotechnol. 2020;19:764-768. DOI:10.1109/TNANO.2020.3029588.

[25] Chandrasekaran S, Simanjuntak FM, Tseng T. Controlled resistive switching characteristics of ZrO₂-based electrochemical metallization memory devices by modifying the thickness of the metal barrier layer. Jpn. J. Appl. Phys. 2018;57:04FE10. DOI:10.7567/JJAP.57.04FE10.

[26] Saleem A, Simanjuntak FM, Chandrasekaran S, Rajasekaran S, Tseng T-Y, Prodromakis T. Transformation of digital to analog switching in TaO_x-based memristor device for neuromorphic applications. Appl. Phys. Lett. 2021;118:112103. DOI:10.1063/5.0041808.

[27] Wan T, Qu B, Du H, Lin X, Lin Q, Wang DW, et al. Digital to analog resistive switching transition induced by graphene buffer layer in strontium titanate based devices. J. Colloid Interface Sci. 2018;512:767-774. DOI:10.1016/j.jcis.2017.10.113.

[28] Jang JT, Min J, Hwang Y, Choi SJ, Kim DM, Kim H, et al. Digital and analog switching characteristics of

InGaZnO memristor depending on top electrode material for neuromorphic system. IEEE Access 2020;8:192304-192311. DOI:10.1109/ACCESS.2020.3032188.

[29] Tang MH, Jiang B, Xiao YG, Zeng ZQ, Wang ZP, Li JC, et al. Top electrode-dependent resistance switching behaviors of ZnO thin films deposited on Pt/Ti/SiO₂/Si substrate. Microelectron. Eng. 2012;93:35-38. DOI:10.1016/j.mee.2011.12.003.

[30] Li X, Wu H, Bin Gao, Wu W, Wu D, Deng N, et al. Electrode-induced digital-to-analog resistive switching in TaO_x-based RRAM devices. Nanotechnology 2016;27:305201. DOI:10.1088/0957-4484/27/30/305201.

[31] Sun C, Lu SM, Jin F, Mo WQ, Song JL, Dong KF. Investigation of FePt electrode induced influence on resistive switching characteristics of SiO₂-based RRAM. J. Mater. Sci. Mater. Electron. 2020;31:19989-19996. DOI:10.1007/s10854-020-04521-1.

[32] Hardtdegen A, La Torre C, Zhang H, Funck C, Menzel S, Waser R, et al. Internal Cell Resistance as the Origin of Abrupt Reset Behavior in HfO₂-Based Devices Determined from Current Compliance Series. 2016 IEEE 8th Int. Mem. Work. IMW 2016 2016:2-5. DOI:10.1109/IMW.2016.7495280.