Open access peer-reviewed chapter

Analog‐to‐Digital Conversion for Cognitive Radio: Subsampling, Interleaving, and Compressive Sensing

Written By

José Ramón García Oya, Fernando Muñoz Chavero and Rubén Martín Clemente

Submitted: November 8th, 2016 Reviewed: April 14th, 2017 Published: July 5th, 2017

DOI: 10.5772/intechopen.69241

Chapter metrics overview

1,436 Chapter Downloads

View Full Metrics


This chapter explores different analog-to-digital conversion techniques that are suitable to be implemented in cognitive radio receivers. This chapter details the fundamentals, advantages, and drawbacks of three promising techniques: subsampling, interleaving, and compressive sensing. Due to their major maturity, subsampling- and interleaving-based systems are described in further detail, whereas compressive sensing-based systems are described as a complement of the previous techniques for underutilized spectrum applications. The feasibility of these techniques as part of software-defined radio, multistandard, and spectrum sensing receivers is demonstrated by proposing different architectures with reduced complexity at circuit level, depending on the application requirements. Additionally, the chapter proposes different solutions to integrate the advantages of these techniques in a unique analog-to-digital conversion process.


  • analog-to-digital conversion
  • cognitive radio
  • compressive sensing
  • interleaving
  • multistandard receivers
  • software-defined radio
  • spectrum sensing
  • subsampling

1. Introduction

Analog‐to‐digital conversion (ADC) stage is one of the main bottlenecks of the high‐speed telecommunications systems. This chapter presents a survey of different feasible analog‐to‐digital conversion techniques that are suitable to overcome these difficulties and to get the software‐defined radio (SDR) paradigm [1], where most functionalities, instead of being performed in the analog domain (i.e., filters and mixers), are performed in the digital domain. In SDR, the analog‐to‐digital conversion is implemented immediately after the antenna, and the radio frequency (RF) signal is directly converted to digital without any previous mixing stage. Since it is not possible to approach this idea with traditional analog‐to‐digital conversion from current commercial devices, this chapter describes some techniques that may be employed instead. Although the proposed systems have more restrictive specifications, these solutions reduce the final complexity, as will be detailed in this chapter. This work explores three different promising techniques: subsampling, interleaving, and compressive sensing (CS).

The proposed techniques are an appealing solution to approach the cognitive radio (CR) objectives [2, 3], which are conditioned by the physical implementation of the SDR receiver. Due to the necessity of several wireless standards coexisting in the same device, a high flexibility and programmability will be an important requirement for the proposed architectures, with the objective of being employed in multistandard receivers.

With these objectives in mind, this chapter describes in detail three different approaches for implementing the analog‐to‐digital conversion stage. The choice of one or other of these approaches will depend on the environment, the properties of the received signals, and the parameters that have to be optimized. For receivers where the main requirements are a high‐resolution and a high‐analog bandwidth that covers a maximum number of communication standards, we propose a system based on subsampling techniques. For applications where the main requirement is to maximize the data acquisition rate, the proposed system is based on interleaving techniques, that is, the interconnection of several analog‐to‐digital converters in parallel. Finally, compressive sensing techniques will be preferred for scenarios where the spectrum can be considered sparse, that is, for a wideband spectrum with a low spectral occupancy, where it will be possible to recover the received signal and implement an estimation of the radio channel by using a reduced number of samples from the ADC. This emerging technology will be presented at architectural level, so that it will be studied from the point of view of its integration with the two main techniques detailed in this chapter, that is, subsampling and interleaving techniques, with the objective of exploiting their advantages for sparse spectrum sensing applications.


2. Subsampling techniques

2.1. Overview of the subsampling concepts

2.1.1. Subsampling idea

Subsampling‐based systems, whose conceptual diagram is illustrated in Figure 1, are a feasible alternative to the classic mixing‐based receiver architectures. The received signal is filtered by an RF band‐pass filter that can be a tunable filter or a bank of filters. The incoming band‐pass signal is sampled below the Nyquist rate [4, 5], being possible to avoid aliasing using some sampling properties. This sampled signal is converted to digital using an ADC at intermediate sampling rate. The main advantage of this scheme is its simplicity, because the number of components is reduced, being possible to place the data conversion very close to the antenna. As a consequence, many operations like filtering, frequency translation, and demodulation can be implemented in digital domain, taking advantage of low‐cost digital very large‐scale integration (VLSI) solutions, and leading to a high integration while eliminating problems such as DC offset and 1/f noise.

Figure 1.

Conceptual diagram of the subsampling receiver architecture.

In addition to system cost reduction, pushing these functions in digital domain eliminates many of the sensitivities of analog solutions, such as device matching, environmental sensitivity, and performance variation over time. The flexibility and reconfigurability required by SDR applications are also increased by moving the ADC into IF stage and, moreover, it is possible to use this architecture for wideband and multistandard applications because of its large analog bandwidth. In this architecture, a single ADC can sample multiple signal channels, which are then separated and demodulated in parallel in digital domain.

In Figure 1, the Sample & Hold (S&H) after the low noise amplifier (LNA) downconverts the RF signal to intermediate frequency. This enables us to relax the constraints on the S&H inside the ADC: if the bandwidth of the ADC is required to include the RF carrier frequency, it may not be possible to simultaneously fulfill the conditions on the required dynamic range and resolution of the ADC using the current technologies. To mention other problems, subsampling receivers have several noise sources, such as the jitter and thermal noise folded in the band of interest, which will be detailed in the subsequent sections.

Finally, RF band‐pass filtering is required when avoiding overlap between folded signals is necessary. These BP filters, especially on‐chip filters, are difficult to implement at high frequencies. Although external filters, such as SAW filters, can be used, they are only available at limited number of frequencies, so this is not a practical solution to design multistandard receivers. Alternatively, increasing the sampling frequency can decrease the selectivity of the filter. However, this solution has some drawbacks, such as the high technology and high cost required by the ADC, whose resolution and dynamic range will be degraded as compared to lower sample rate ADC alternatives. Also, power consumption increases with sample rate. Therefore, the cost, performance and power consumption of other devices (such as ADC clock sources or digital circuits after the ADC) also depend on the ADC sample rate. In this section, we address the problem of planning the sampling frequencies with the objective of avoiding this overlapping between signals and reduce the complexity of the RF filtering. Note that we do not consider additional adjacent interferers not overlapped with the desired signal since they can be suppressed by additional channel filtering in digital domain.

2.1.2. Selecting the optimal sampling frequency

For an input signal with carrier frequency fc and analog bandwidth BW, the minimal sampling frequency fs is established by the Nyquist theorem, fs> 2B, being B = fc+ BW/2. However, if we are processing band‐pass signals, aliasing can be avoided with a lower fs when Eq. (1) is satisfied [5]:


where m is an integer number representing the number of replicas of the original signal that appears in the range [0, fcBW/2]. Note also that fs has to be higher than two times BW. The maximum number of copies needed to avoid aliasing is calculated by Eq. (2) [5]:


A suitable value in the range given by Eq. (1) is the one that produces a copy on fs/4. This frequency is given by Eq. (3) [5]:


where modd is an integer odd number greater than 1. Moreover, if this value is 5, 9, 13,…, there is no spectral inversion. Sampling at 4fc/modd results in a larger subsampling frequency bandwidth and relaxes the filtering requirements after the S&H.

2.1.3. Subsampling nonidealities

This section is centered in the main nonidealities of the S&H illustrated in Figure 1, which is the most critical device in the subsampling‐based systems, as it processes high‐frequency signals. Jitter noise

Ideally, the time interval between samples is a constant value equal to 1/fs. Nevertheless, in practice there are fluctuations due to jitter. This jitter produces an increment of the output total noise, thus limiting the effective number of bits (ENOB). Jitter is produced by two different sources: the phase noise associated to the oscillator and the aperture jitter of the S&H. At a first approach, we can consider both sources of jitter as noncorrelated Gaussian stochastic processes. When the input is a sinusoidal signal like y(t) = Asin(2πfint), signal‐to‐noise ratio (SNR) at the S&H output is determined by [6, 7]


where Nτ¯is the average noise power and στ is the jitter standard deviation. Note that the SNR is degraded when the input frequency increases. Folded thermal noise

The S&H can be modeled as illustrated in Figure 2a [6], where the switch introduces a thermal noise with a power spectral density (PSD) equal to Sin(f) = 2kTRon, where k is the Boltzmann constant, T is the temperature, and Ron is the on‐resistance of the switch. This noise is AWGN (additive white Gaussian noise) and is folded in the band of interest by the subsampling process (Figure 2b).

Figure 2.

(a) S&H model, (b) noise folded in the band of interest, and (c) effective noise bandwidth.

Ron and C model a low‐pass (LP) filter (Figure 2a) with transfer function H(f) = 1/(1 + j2πfRonC), whose 3‐dB cutoff frequency is equal to f3dB = 1/(2πRonC). The output PSD will be [7]


Being the total noise power (by a two‐sided representation):


For modeling purposes, the output noise can be considered to be a Gaussian thermal noise filtered by a brick‐wall filter of bandwidth equal to Beff (i.e., the noise bandwidth in Figure 2c) [7]:


Therefore, the noise power can be rewritten as follows [7]:


On the other hand, the SNR in [−Beff, Beff] is defined as [6]


where Ps is the signal power spectral density, m is the number of replicas, and Ni and No are the in‐band and the out‐of‐band noise power spectral densities, respectively. Setting 2Beff = mfs, when m = 1 the Nyquist theorem is met and the SNR is not affected by the folded noise. Otherwise, if m > 1, and assuming Ni = No = N:


Thereby, the out‐of‐band folded noise reduces the SNR by a factor 2Beff/fs. From Eq. (10), we can observe that the SNR increases around 3 dB when the sampling frequency is doubled. Thus, regarding the noise, it is convenient to select the largest sampling frequency among the set of possible sampling frequencies defined by the digital signal processing block specifications.

2.2. Noise performance optimization: multiple clocking techniques

This section describes a method for improving the resolution that employs two consecutive subsampling stages, with the objective to reduce the folded noise effect. The use of two subsampling processes enables us to increase the sampling frequency of the first stage, resulting in a lower contribution of the first S&H to the folded thermal noise.

Figure 3 illustrates two different alternatives to implement a subsampling‐based receiver. Figure 3a shows the scheme for a unique clock, whereas Figure 3b shows the scheme with two different clocks. The scheme illustrated in Figure 3a was employed in Ref. [8] by using the S&H Inphi 1821TH and the ADC E2V AT84AS001, with a maximum sampling frequency of 2 GHz and 500 MHz, respectively. Therefore, the unique sampling frequency for this architecture is limited to 500 MHz. However, the sampling frequency of the first S&H in Figure 3b can be selected up to 2 GHz, obtaining a band‐limited signal at the output [9]. As the first sampling frequency is very large, the folded thermal noise added by this stage is reduced. After filtering, the resulting signal is sampled again by a second S&H at 400–500 MHz.

Figure 3.

Folded noise effects using single clock (a) and multiple clock (b).

Figure 3 also illustrates the folded noise (dotted line) for the single clock (Figure 3a) and the multiple clock (Figure 3b) cases, considering for both cases the same thermal noise level at the input of the S&H (solid line) and from the ADC (dashed line). Since the effective noise bandwidth of the S&H is typically much larger than that of the ADC, the improvement achieved at the S&H in Figure 3b is usually dominant. In Figure 3b, a BP filter is necessary to select a proper band and decrease the out‐of‐band noise folded by the second subsampling process, while an LP filter with a cutoff frequency equal to fs/2 may be enough in Figure 3a.

Assuming that the noises of both S&Hs in Figure 3 are uncorrelated, from Eq. (10), the output power spectral density due to the S&Hs white noise in Figure 3a and b, respectively, is [9] as follows:


Where N1 and N2 are the noise power introduced by S&H1 and S&H2, respectively, and Beff1 and Beff2 their respective noise bandwidths. Note that there will not be folding of N1 during the second sampling process because the signal is filtered at IF in both cases using a BP filter. Therefore, the SNR improvement obtained with this multiple clocking method is given by [9]


As the first S&H processes high‐frequency signals, Beff1>> Beff2. In addition, we can consider the noise power spectral densities of both S&Hs with the same order of magnitude. Then, Eq. (12) can be approximated by [9]


The most influential term in this improvement is fs1/fs, that is, a higher value of this ratio will mean a better SNR improvement. The experimental results obtained for an analog input signal bandwidth of 20 MHz are given in Figure 4, where it is possible to observe the improvement over the ENOB by using the proposed technique.

Figure 4.

ENOB obtained using single clocking and multiple clocking techniques.

2.3. Subsampling‐based systems for cognitive radio applications (I): approach for nonlinear and multi‐band environments

2.3.1. Studied scenarios

The benefit of using a subsampling‐based receiver for cognitive radio is, besides its simplicity and reconfigurability, that the capability of hopping between different spectrum spans only requires adjusting the sampling frequencies and selecting the appropriate band‐pass filters. However, there is a challenge when using subsampling concurrently in a multi‐signal environment and/or nonlinear conditions, because the replicas of the generated harmonics are folded back in the band of interest and may overlap with the desired signals. This issue was addressed in Ref. [10] where a universal formula for subsampling in nonlinear systems was developed for single‐band applications. In dual‐band receiver applications, the main problem of subsampling is the possible overlapping between the replicas of the two desired signals in the IF frequency band. This problem was studied in Ref. [11] for multi‐band linear and noninterfering environments.

As one example of application, a dual‐band subsampling receiver has been proposed for use in a feedback loop of a dual‐band transmitter for linearization purposes using digital predistortion [12]. In Ref. [13], a subsampling receiver for dual‐band applications was proposed, due its simplicity, to implement a cognitive radio sensing different bands and checking if they are in use. In Ref. [13], the designed subsampling receiver does not consider any interferers, harmonics, or intermodulation effects.

This section extends the above study [12, 13] by optimizing the SNR of concurrent dual‐band signals at the receiver in a multi‐signal or nonlinear environment. The requirement of increasing the analog bandwidth and reducing the effect of the folded noise leads to propose new receiver topologies with the objective of improving these features for a larger number of communication standards. Interferences and spurious signals in the received spectrum can be treated as intermodulation products using the same optimization technique that will be described later, so when these signals are subsampled the resulting aliasing components with these unwanted and spurious signals do not overlap with the desired signal.

As an additional benefit, these extra conditions used in the sampling frequency selection can lead to more relaxed RF filter requirements, since the known unwanted signals in the spectrum will not affect the desired signal bandwidth at IF and, therefore, they will be filtered more easily after being subsampled.

Figure 5 illustrates a basic scheme for a concurrent dual‐band subsampling‐based receiver. It consists of LNA, S&H, ADC, and band‐pass filters (located in different parts of the receiver chain to filter out unwanted signals).

Figure 5.

Subsampling receiver in multi‐band nonlinear environment.

In concurrent dual‐band applications, the LNA may introduce intermodulation and cross‐modulation components at the receiver path right before the S&H block. Proper filtering at the receiver may attenuate the level of unwanted intermodulation components, without completely removing them all. In subsampling‐based receivers, these intermodulation and cross‐modulation leakage signals could be a significant source of noise for the in‐band signals. In fact, it depends on the selected subsampling frequency, and proper and careful subsampling frequency selection could avoid the overlapping between the desired in‐band signals and the unwanted intermodulation and cross‐modulation signals leakage through the band‐pass filter. Figure 5 also illustrates the signal spectra at different points of the receiver. The purpose of the first band‐pass filter is to remove the out‐band undesired spectrum. Because of the nonlinear nature of the concurrent dual‐band LNA, intermodulation and cross‐modulation components are generated in the receiver path. The second band‐pass filter attenuates these unwanted components as much as possible. The signals at the input of S&H are the two desired signals plus those unwanted spurious components with a signal level higher than the noise floor.

The signals produced by the LNA nonlinearity can be overlapped when subsampled by the S&H. The architectures proposed in this work to avoid this overlapping are based on single and multiple clock techniques, where the objective is to optimize the noise performance and the flexibility of the system for its use in multistandard applications. The work presented in this section encompasses an analysis of the multi‐signal subsampling receiver from noise and nonlinear distortion perspectives, and proposes optimized architectures to mitigate these aspects and to improve the overall performance of the subsampling receiver in multi‐signal environment in terms of signal quality and subsampling speed, along with an experimental validation.

2.3.2. Subsampling in nonlinear environments

When an input signal centered at f1 (Figure 6a) [10] drives a nonlinear system, the output signal may produce multiple spectra, with different bandwidths, centered at integer multiples of f1 (see Figure 6a). Let us consider any two intermodulation products at frequencies if1 and jf1, with respective bandwidths Bi and Bj and j > i. It can be easily shown (see Ref. [10]) that the range of the sampling frequencies that guarantees that those intermodulation products do not overlap in the sampled output spectrum is given by

Figure 6.

Frequency locations for nonlinear (a) and dual‐band (b) scenarios.


where k = ji, W = (Bi + Bj)/2 and n = floor((jf1−if1)/fs).

2.3.3. Subsampling for multi‐band systems

An algorithm to find the range of valid subsampling frequencies for multi‐band systems is presented in Ref. [11]. For the particular case of a dual‐band input spectrum (Figure 6b), the subsampling frequency fs must be chosen to ensure that the two signals do not overlap in the subsampled domain. From the general equations presented in Ref. [11] and considering a dual‐band case, it follows that fs satisfies the following equation:


where fL1and fU1 are the lower and upper limits of the lower band and fL2 and fU2 are lower and upper limits of the upper band, being n1 the maximum replica order of the lower band. Denoting R1= f2/f1, we have that fs must also verify [11]:


where n2 = floor(f2/fs).

2.3.4. Subsampling for multi‐band systems in nonlinear environments

This section describes the algorithm employed to integrate both scenarios previously described, that is, multi‐band and nonlinear systems which utilize subsampling techniques. The final sampling ranges will be given by the following expression:


where F is the intersection of all the valid ranges calculated from Eqs. (14)(16), being Fdb, Fimd, Fcmd, and Fhmd are the valid sampling frequency sets for the fundamental signals, intermodulation, cross‐modulation, and harmonic distortion, respectively.

In order to find F, an algorithm has been developed in MATLAB [14]. This algorithm calculates these ranges and the location of the replicas, where the input parameters are the signal frequencies, the signal bandwidths, and the number of harmonics (i.e., order of the nonlinearity). Therefore, knowing the signal frequencies and the number of harmonics, it is possible to calculate the location of the intermodulation and the cross‐modulation products. An example of the results obtained from this algorithm is illustrated in Table 1 [14], showing the three first valid ranges immediately lower than 2 GHz for the input signals at 1.82 and 2.4 GHz, considering five harmonics and a signal bandwidth of 25 MHz. The subsampled spectrum is illustrated in Figure 7 [14] for a sampling frequency equal to 2 GHz, showing that there is no overlapping between signals.

Figure 7.

Subsampled spectrum for 1.82 and 2.4 GHz input frequencies.

Lower frequency bound (MHz) Upper frequency bound (MHz)
1995 2000
1837.5 1978.33
1801.67 1802.5

Table 1.

Valid sampling frequencies below 2 GHz.

2.3.5. Optimization of dual‐band receivers in nonlinear environments

An analysis focused on optimizing the noise performance is presented in this section. Independent clocks for the S&H and ADC are proposed to limit the noise effects, and a bank of band‐pass filters is used to filter out most of the aliased nonlinear and interfering components. Several different subsampling architectures and filter configurations are analyzed in theoretical and measurement environments. Subsampling for concurrent dual‐band and nonlinear systems using multiple clocking techniques

This section is focused on an optimized concurrent dual‐band subsampling receiver for noise performance and versatility, in order to cover most wireless communication standards. The optimization takes advantage of the flexibility of subsampling, as it is possible to study different valid alternatives to clock the receiver in order to maximize its noise performance.

As described in Section 2.2, clocking the S&H and the ADC with the same clock limits the maximum sampling frequency of the system to that of the ADC, which is usually significantly lower than the maximum sampling frequency of the S&H. As a better alternative, employing an additional higher frequency to clock the S&H it is possible to increase the SNR of the receiver. Moreover, for this dual‐band application, additional degrees of freedom can be obtained using a multiple clock scheme, so that we can cover a higher number of dual‐band combinations of wireless communication standards. However, the BP filter used in Figure 3b might reduce the flexibility of the receiver when it is used in multi‐band applications and in a nonlinear environment. This section tries to find the optimal filter bandwidth that reduces the folded noise, while avoiding a significant reduction in the number of valid sampling frequencies.

Figure 8 shows the effects of a third‐order nonlinearity when a dual‐band signal passes through a nonlinear subsampling receiver. In the first scenario (Figure 8a), the S&H and the ADC are clocked at the same rate. In the second scenario (Figure 8b), the clock rates of S&H and ADC are different. Both carrier frequencies at 880 MHz and 1.82 GHz are sampled at 400 MHz, where this frequency has been calculated by the algorithm described in Section 2.3.4. Using this sampling frequency, Figure 8a shows the different Nyquist bands along which the input signals and their harmonics and intermodulation products are distributed at the S&H input. All of them are folded to IF. After subsampling, the signal is filtered and converted to digital domain, where the Nyquist theorem is met. Similarly, Figure 8b presents the scenario where the S&H and ADC use different clock rates. In order to reduce the folded noise effect, the S&H sampling frequency is increased to 2 GHz, while the input RF signal at the S&H is the same as in the case of Figure 8a. The second sampling frequency is still 400 MHz. Both frequencies also satisfy the criteria detailed in the previous sections, so that aliasing between the target signals and their harmonics and intermodulation products is avoided. Finally, it is observed in Figure 8b that it is possible to relax the specifications of the filters, as desired, because of a higher first‐sampling frequency places the IF components more separately in the spectrum, while maintaining at the same time the objective of removing the maximum number of the undesired components.

Figure 8.

Folded effects for harmonics and intermodulation products using a single clock (a) and multiple clock (b) techniques. Experimental results

An experimental validation using realistic wireless communication scenarios is presented below to demonstrate the robustness and appropriateness of proposed technique in multistandard environments. The seven input frequencies chosen to study the selective combinations for different dual‐band applications correspond to the standards studied in Ref. [14]; the grouping for two given bands is shown in Table 2.

Dual‐band signal scenarios
Standard 1 2 3 4 5 6 7 8 9 10 11 12
WCDMA (V) 880 MHz x x x x x x
GSM‐DCS 1.82 GHz x x x x x x
WCDMA (I) 2.12 GHz x x x
Bluetooth 4 GHz x x x
WiMAX 3.5 GHz x x
802.11a 5.2 GHz x x
WiMAX 5.8 GHz x x

Table 2.

Dual‐band signal construction table.

The experimental setup is illustrated in Figure 9 [15]. The dual‐band signals are continuous wave signals to demonstrate the peak SNR that can be achieved, and each signal band is generated by independent Agilent PSG E8257D signal generators. A power combiner combines both signal sources into a dual‐band signal is amplified using a LNA ZX60‐6013 from Minicircuits, and subsampled by an S&H Inphi 1821TH, and a ADS5474 ADC from Texas Instruments. The signal generators used as clock sources for the S&H and the ADC are the Agilent E8663D and the Rohde & Schwarz SMIQ. The implemented receiver architecture’s design is shown in Table 3.

Figure 9.

Experimental setup for dual‐band subsampling receiver.

Receiver design (RD) Receiver’s architecture
2 fs1 = fs2 < 400 MHz, without bank of filters
4 fs1 < 2 GHz, fs2 < 400 MHz, without bank of filters
5 fs1 < 2 GHz, fs2 < 400 MHz, with a bank of two filters in [0–400] and [400–800] MHz
6 fs1 < 2 GHz, fs2 < 400 MHz, with a filter fixed in [0–400] MHz
7 fs1 < 2 GHz, fs2 < 400 MHz, with a filter fixed in [0–400] MHz
8 fs1 < 2 GHz, fs2 < 400 MHz, with a filter fixed in [0–200] MHz

Table 3.

Subsampling receiver’s architectures.

The simulated subsampled spectra for RF signals at 2.12 and 2.4 GHz (dual‐band scenario 12, Receiver Design 4) are shown in Figure 10, where the expected bandwidth of each dual‐band signal is 5 MHz, and we assume a fifth nonlinearity order. The S&H subsampling frequency was set to 1900 MHz, and the ADC subsampling frequency was set to 400 MHz. Figure 11 shows the captured output spectrum using the experimental setup. Observe that, after the first S&H, the RF signals have been down‐converted to 220 and 500 MHz. After the second S&H, they are translated to 180 and 100 MHz, respectively. The subsampled signals, their harmonics, and intermodulation products are located as predicted by the simulation illustrated in Figure 10.

Figure 10.

Simulated spectra after two‐stage subsampling process.

Figure 11.

Experimental spectra after two‐stage subsampling process.

Finally, Figure 12 shows the measured SNR for 12 different dual‐band signal scenarios [15].

Figure 12.

Experimental SNR for the proposed architectures.

Using a multiplexed bank of filters (RD 5) presents more advantages and leads to better signal quality than receiver designs that use fixed filters (RD 6/7). The pros for these filter architectures (either fixed or multiplexed) are the elimination of a higher number of nonlinear components and the reduction of the out‐of‐band noise in the input ADC. However, when the carrier RF separation for the two bands is relatively small, it is difficult to find a large sampling frequency that folds both bands into one band‐pass filter and, therefore, the effect of folded noise increases. It is possible to observe this problem in some dual‐band scenarios using RD 8. Taking into account all these considerations, dual filter band‐pass architecture seems to be an effective solution that offers reasonable performance without a sharp increase in the complexity (number of filters) for well‐frequency‐spaced dual‐band wireless applications.

2.4. Subsampling‐based systems for cognitive radio applications (II): integration with compressive sensing techniques

2.4.1. Fundamentals of compressive sensing

Compressive sensing is an emerging alternative to Nyquist sampling for the acquisition of sparse signals [16]. The general idea is that the spectral information of a signal is not necessarily as large as its bandwidth occupation. This paradigm has been also named analog‐to‐information (AI) conversion [17], since the receiver is designed considering the mathematical structure of the signals rather than their bandwidth. The AI converter output is not the received waveform, but the minimum number of data to encode the information of interest, that is, its compressed version.

By using CS principles, it is possible to implement a reliable reconstruction of the signal of interest (SOI) from a reduced number of samples. Instead of taking periodic samples, CS measures products with M properly chosen measurement vectors, where M is much smaller than the number of Nyquist rate samples. Mathematically, let X = [x1, x2,…, xN] be the input signal, where xi are its individual samples and N is the number of samples. The CS measurements yk are the projections of X onto a measurement vector φk. Formally, yk= (X, φk) for k = 1, 2, …, M, where M is the number of measurements [18]. For this technique to be useful, the signal has to be sparse in the basis {φk}, that is, the signal is expected to have a limited number of nonzero components when they are represented or projected in that basis. Although real‐world signals are not totally sparse, as they cannot be completely band‐limited and there is always noise embedded in the bandwidth, in many cases it is possible to obtain accurate approximations. In the end, CS enables us to reduce the requirements at the receiver and operate at a low data rate. However, CS also has two important challenges: (1) to select the appropriate number M of sub‐Nyquist samples and measurement vectors, and (2) the need to carry out computationally expensive algorithms to recover the signal from its projections. Note, however, that we do not need to implement these algorithms with analog circuitry; rather, they can be performed in the digital domain.

2.4.2. Optimization of compressive sensing architectures: integration with subsampling‐based systems for scanning of wideband spectrum application

Due to the underutilization of the radio spectrum, its occupancy can be usually considered sparse. Under this assumption, CS technique is a feasible alternative to many cognitive radio applications, where a reaction in real time is necessary, such as dynamic spectrum sensing [19, 20], interferer’s mitigation [21], power spectrum estimation [22], or sparsity order estimation [23]. All these applications are focused on identifying spectrum opportunities over a wideband spectrum rapidly and accurately, so that we can share and exploit these limited radio resources in real time.

Although the computational burden is pretty high for CS techniques, there are many research works that aim to reduce this complexity, mainly at signal processing level. As an alternative, in this section, we address some ideas to reduce the complexity at circuit level, proposing the integration of compressive sensing with the subsampling algorithms proposed in the previous sections. The final objective is to integrate the advantages of both techniques, that is, a few number of samples for each SOI by using a cost‐effective and flexible alternative receiver and avoiding the use of high‐speed ADC circuitry.

Originally, the basic considered options to implement the CS receiver architectures for spectrum sensing applications have been homodyne and heterodyne receivers. A homodyne receiver with a wideband front end is able to implement rapid detections, but it implies the use of high‐speed ADCs, which make these solutions impractical. A heterodyne receiver, where the signal channels are selected individually for downconversion to baseband, can be implemented by using a lower data‐rate ADC, but they are impractical for spectrum sensing applications because the time to detect idle channels is higher than the homodyne case [19], due to the fact that heterodyne receivers consume time for switching to a new channel, apart from the time required by the detection algorithm, once the channel is selected. As a compromise solution, subsampling‐based receivers enable us to use a low‐cost ADC and provide a fast spectrum scanning [19].

Previously to the idea of using subsampling‐based systems for CS applications, several receiver architectures have been proposed, which can be classified into two classes: nonuniform samplers and random (or pseudo‐random) pre‐integrators (Figure 13) [17, 24]. However, the performance of these sub‐Nyquist schemes depends on the sparsity level, that is, the employed reconstruction algorithms will only work accurately if most of the channels in the spectrum are idle, leading in many cases to higher computational complexity and longer signal‐processing times. Furthermore, although the ADCs in Figure 13 work at a sub‐Nyquist rate fs, the detector requires analog components capable to work at Nyquist rate: for the nonuniform sampler, a Nyquist rate clock is required for the shifters (φi in Figure 13a); for the random pre‐integrator, a Nyquist rate random generator (pi(t) in Figure 13b before the integrator h(t)) is required as well [19]. Besides the high‐rate requirement for high bandwidth, a higher frequency of the digital parts in a mixed‐signal system involves a higher injected noise into the analog parts. Consequently, subsampling‐based systems emerge as a feasible alternative to implement CS receivers that avoid the operation at Nyquist rates.

Figure 13.

Nonuniform samplers (a) and random pre‐integrator (b) architectures.

In Ref. [19], a subsampling‐based receiver is proposed to overcome the constraints detailed before, by sampling under Nyquist the input signal with a multiple branch architecture (Figure 14a), where there is a compromise between the number of branches and the scanning time. Although the results presented in Ref. [19] constitute a middle solution in terms of low‐complex circuitry and fast detection, the proposed architecture improves the efficiency when searching idle slots. To this end, the methodology described in Section 2.3.3 for multi‐band scenarios can be used with two main objectives:

  1. Minimization of the number of branches in Figure 14a. As described in Section 2.3.5, applying the methods proposed in Ref. [15], it is possible to find the optimal band‐pass filtering architecture, by searching the valid set of sampling frequencies in order to avoid aliasing with the interferers (Figure 14b), and also attending to requirements of folded noise reduction by using the principles of multiple clocking techniques (Section 2.2). Therefore, a similar scheme integrated in Figure 14a could minimize the number of branches, since the possibilities of aliasing in multi‐band scenarios are reduced.

  2. From the predefinition of these sets of valid frequencies, it would be possible to reduce the scanning times of idle slots, improving the efficiency of the architecture proposed in [19].

Figure 14.

Subsampling architecture proposed in Ref. [19] (a) and Ref. [15] (b).

Finally, this approach is extensible to more realistic scenarios, by introducing the equations for nonlinear environments described in Section 2.3.4.


3. Interleaving techniques

3.1. Overview of the time‐interleaved ADCs concepts

Time‐interleaved ADCs (TI‐ADC) are an effective approach for achieving very high sampling rates. A TI‐ADC time‐multiplexes M parallel ADCs with slightly delayed sampling instants, which is equivalent to a single ADC operating at a much higher sampling rate. The concept is illustrated in Figure 15. Ideally, the ith ADC, i = 0,…, M – 1, samples periodically the input signal at time instants ti, ti+M, ti+2M, … with sample rate fs/M, where tm= mTs and Ts= 1/fs is the sampling period of the TI‐ADC. The final output is created by multiplexing all the individual ADC outputs in the proper order (e.g., ADC0, ADC1, …, ADCM – 1, ADC0, ADC1, etc.). Thereby, the final effect is as if the input signals were sampled once every Ts seconds, that is, with sample rate fs. This approach has been widely adopted in many communication systems for wideband spectrum applications, since the converters can work at lower speeds without sacrificing the overall system performance. However, it should be noted that each individual ADC deals with the entire analog input signal, and, therefore, its S&H circuit must be able to preserve the full input signal bandwidth.

Figure 15.

Architecture of a TI‐ADC.

3.2. Analysis of time‐interleaved ADCs: mismatch errors and calibration techniques

3.2.1. Mismatch errors in interleaving‐based systems

Let x(t) be an analog signal with Fourier transform Xa(ω) and consider that the TI‐ADC produces the sequence:


The discrete‐time Fourier transform is defined by1


Ideally, the samples are spaced Tsseconds apart. Then, it can be shown that


which is the well‐known spectrum representation of a uniformly sampled signal. It results in a periodic spectrum with a period equal to the sampling rate [25]. In practice, however, there are deviations from the ideal behavior that are caused by the mismatches between the individual ADCs. There are three main possible sources of error in TI‐ADCs: clock timing errors, gain errors, and offset errors. A brief review of all of them is included in the subsequent sections. Clock timing errors

Clock timing errors occur when the digitization clocks of the individual ADCs are not appropriately synchronized. As a result, the input signal x(t) is sampled in such a way that the sampling time instances are not necessarily uniformly spaced in time. Errors may be systematic (skew) or random (jitter). Taking this factor into account, Eq. (20) becomes [25]




where rm= (tmmTs)/Ts is a ratio that measures the timing errors (ideally, tm= mTs). It can be noticed that, in contrast with the ideal case, the spectrum is repeated in Eq. (21) every integer multiple of the frequency fs/M (not fs). In other words, spurious replica spectra (called image spurs) will appear at


These replicas hamper the interpretation of the spectrum of the input signal, as they may be confounded with true signal’s frequency components. In addition, even if the image spurs are eliminated, we find that the spectrum of the signal reconstructed from the given samples is equal to H0(ω)Xa(ω). This is equivalent to passing the original input signal through a filter of transfer function H0(ω), which introduces distortion and must be corrected by an equalizer. Assuming that the input signal is a pure tone of frequency fi, and that fi is a Gaussian variable with zero‐mean and variance σ2 for all m, the signal‐to‐noise and distortion ratio (SNDR) is approximately found to be [25]

SNDR=20log(fs2πfi)10log(11M).E24 Gain errors

The gains of each ADC may be different, implying that, for example, even for a DC input each ADC may produce different output codes. The analysis is similar as for timing errors. Gain errors also produce image spurs at


where fi is the input frequency. A formula for the SNDR, taking into account the contribution of gain and offset errors, will be given a few lines below. Offset errors

The offsets of each ADC may be also different and then, as with the gain mismatch case, even a DC input may produce different outputs. Offset errors cause noise peaks (offset spurs) at

foffspurs=kfsM,k=0, 1, 2, 3,E26

Assuming that the gain and offset errors are Gaussian distributed, with respective variances σ2g and fi, and that the input signal is a sinusoid with amplitude A, the SNDR equals to [26]


which is independent of the degree of interleaving M. The image and offset spurs are illustrated by the example shown in Figure 16. The input signal is a sinusoid at a frequency of 2.3 GHz that is sampled at fs= 6 GHz, and the TI‐ADC has three channels (i.e., three individual ADCs in parallel). In practice, clock timing errors are the most critical (gains and offsets can be calibrated more easily). Several approaches have been proposed to deal with mismatches between individual ADCs. Some of the most relevant are presented in the subsequent section.

Figure 16.

Output spectrum of a three‐channel TI‐ADC.

3.2.2. Calibration techniques

The mismatch errors described in the last section need to be corrected in order to maximize the benefits of interleaving systems and increase the ADC resolution, avoiding the degradation of the SNDR of the analog‐to‐digital system. To implement interleaving systems, several approaches, which differ in the calibration method and in the intended application, are possible. This section begins with a brief summary of the most prevalent calibration methods, discussing their advantages and disadvantages. Then, a review of several approaches for designing SDR, ultra wideband (UWB), and multistandard systems will be presented.

In Ref. [27], where an ADC system for UWB is described, two basic (nonexclusive) options to calibrate the system are presented: (1) controlling the ADC mismatches in the integrated circuit fabrication process and (2) using digital preprocessing or postprocessing techniques to mitigate the impact of image and offset spurs. The first one consists of reducing the electrical and physical differences between the channels. The gain is typically controlled using a common reference voltage and carefully designing the layouts. Phase matching is achieved by ensuring that all the clock paths are as similar in length as possible. Nevertheless, unlike approaches based on digital processing, these techniques are not well suited for implementations based on COTS (Commercial Off The Shelf), which is very convenient for SDR designs due to its flexibility and ease of programming.

Digital processing techniques have several advantages, including technology scaling, flexibility, the ease of portability to the next technologies generation, a low power consumption, and the possibility of being implemented through a cheap CMOS process. Moreover, digital techniques are more efficient for the compensation of timing skews than analog techniques, due to the fact that they are more stable with the temperature and the wide bandwidths used in SDR applications. Digital processing techniques are also easier to implement, can be designed with more precision, and take advantage of the last advances in high‐speed and configurable digital hardware platforms (DSPs, FPGAs, CPLDs, and ASICs) [28].

In spite of the previously stated digital processing advantages, analog calibration techniques have benefits as well. For example, one advantage of analog offset calibration is that the correction values do not suffer from quantization [29]. Thus, the ADC offset can be corrected to less than one LSB without adding the extra bits needed when the offset correction is performed in the digital domain [30]. Furthermore, analog gain correction can be implemented by simply adjusting the reference voltage (so that using high‐speed multi‐bit digital multipliers to scale the ADC outputs becomes unnecessary).

Calibration techniques can be also classified into “background” and “foreground” techniques [3133]. Sometimes, they are also named as, respectively, “online” and “offline” calibrations. Offline calibration requires less circuitry, but interrupts the normal operation of the ADC. It is usually applied when the parameters of the circuit do not vary much with environmental parameters (e.g., voltage or temperature). On the other hand, background techniques enable continuous calibration, with the ADC running in normal operation, and are suitable to be used when disconnecting the ADC is not an option [34].

A particularly appealing background approach is the one based on randomization [32]. In this approach, the ADC channel is selected randomly for each sampling instant. This can be performed using a digital circuit (thus avoiding the need for new analog circuitry), which constitutes the main benefit of this approach. Considering M + X individual ADCs, we can choose at each time instant among X + 1 channels without violating the sampling rate of each individual ADC. This is illustrated in Figure 17a and b. In Figure 17a [35], a 3‐ADCs system is presented with M = 3 and X = 0: noting that each ADC samples every 3 Ts seconds, where Ts is the sampling period of the total system, the only possible outputs are A B C A B C A B C… or A C B A C B A C B… For example, considering the first case, after the three channels (A, B, C) have taken a sample we can only choose A without violating our sampling constraint. Next, only B can be selected and so on. Therefore, to enable the randomization process, one or more extra ADCs (i.e., X > 0) must be employed [35]. In this way, there always exist at least two available ADCs at each sampling time. This case is illustrated in Figure 17b, which considers the case M = 2 and X = 1: after the first two channels have been selected, for example, A and B, we can decide between A and C and so forth.

Figure 17.

(a) 3‐ADCs (ABC) for three times sampling rate and (b) 3‐ADCs (ABC) for a double sampling rate.

An example of this architecture is illustrated in Figure 18a, where ∆M extra ADCs have been added.

Figure 18.

(a) Example of a structure with extra ADCs and (b) random clock for 5 ADCs.

Although this structure implies an additional hardware cost, Dyer et al. [35] demonstrates that as X tends to zero (in order to reduce the cost), noise becomes non‐white (it is not flat). Therefore, a trade‐off between the value of X and the cost of having nonactivated ADCs (note that it is not convenient to have largely underutilized ADCs, which occurs when X is much larger than M) is necessary. A clock diagram for M = 4 and X = 1 is shown in Figure 18b [35]. The sequence of randomly chosen ADCs is shown at the top of the figure.

Apart from the use in randomization techniques, an extra ADC might be employed in other background approaches. Doris et al. [33] use an additional ADC to implement an analog background circuit which calibrates the gain and offset mismatch. The basic idea of this technique is to use M + 1 ADCs so that M ADCs are always active while the remaining one is being calibrated. When the calibration cycle is finished, another ADC is selected for calibration, being replaced in the conversion mode by the previously calibrated ADC. The calibration of these ADCs is performed using another ADC as a reference, in order to match gain and offset with it. Therefore, an analog calibration is implemented. Since this method is based on a background process, it is not necessary to stop the analog‐to‐digital conversion and, in addition, it is more efficient as the number of ADCs increases. However, the main drawbacks are the noise introduced by the additional analog circuitry, and the degradation in speed when extra ADCs are used to substitute the ADC under calibration [36].

Moreover, there are also calibration techniques specifically devised either for static (i.e., gain and offset) or dynamic errors (i.e., clock skew). For example, an alternative method for calibrating the static mismatches is to employ a DAC (digital‐to‐analog converter) with enough resolution to meet the requirements [37], using one of these DACs for each ADC in the interleaved structure. A common alternative to reduce the cost of the extra circuitry due to the added DACs is to implement the gain and offset calibrations after a FFT (fast Fourier transform) evaluation, via software, achieving the compensation from the study of the output spectrum [38]. An additional benefit of this technique is to take the advantage of the repetition and symmetry properties of the FFT [39].

On the other hand, clock skew errors are difficult to correct and lead to more stringent limitations on interleaved architectures [40], especially for SDR and UWB applications as explained in Ref. [27]. Unlike static errors, dynamic errors depend on the input frequency and can be theoretically characterized from the aperture jitter and aperture delay of the internal S&H of each ADC. Although the aperture jitter affects high‐frequency systems, its value (less than 1 ps) is usually much lower than the delay jitter (a few nanoseconds) and, therefore, it may be ignored in many interleaving‐based systems. Moreover, the aperture delay strongly depends on the temperature. As a consequence, there are many unknown factors affecting these timing mismatches that make the estimation of the spurious component level even harder.

Some traditional ideas for correcting the skew errors are to add programmable delay lines or to implement a signal postprocessing. Dyer et al. [35] propose this method to reduce the spurious level though additional hardware is required. Another specific technique for timing errors correction is the one based on polyphase digital filter blocks [41], which can be easily implemented using an FPGA and, therefore, results highly suitable for SDR applications based on COTS. An example of this structure is illustrated in Figure 19, where the FPGA includes, as well as the filter implementation, a precision voltage reference, a low jitter clock distribution circuit, and a digital sensor to control the effect of temperature on the skew [28].

Figure 19.

Functional diagram using digital filters blocks.

The filter structures used to calibrate these dynamic errors are designed as a function of the number of channels (i.e., number of ADCs). Reference [41] gives the ratio (R) between the number of channels (M) and the number of necessary filters (N), this ratio being lower when the number of channels is increased. For instance, in this work N = 3 for M = 2 (R = 0.75), N = 5 for M = 3 (R = 0.556), and N = 27 for M = 8 (R = 0.422). As a consequence, for a high number of ADCs this method is not efficient. Another inconvenience is that this technique is limited to a single‐frequency input signal, and the filter coefficients would have to be frequently recalculated, thus increasing the calibration process complexity [42]. Lastly, an additional drawback of this method is that conventional filters do not have enough resolution to tune the group delay in the highest frequency systems, where the calibration precisely has to be more accurate [43]. Thus, designing these filters is an important challenge in their own.

3.3. Interleaving for cognitive radio applications: implemented systems and integration with subsampling and compressive sensing techniques

Placing the ADC interface as close to the antenna as possible in the signal path enables direct sampling of broadband multi‐carrier signals of different standards with complex modulation schemes. Interleaving‐based ADCs are a feasible alternative in order to achieve these objectives of cognitive radio, mainly for the base‐station receivers, where the whole bandwidth has to be converted.

Many research works have been published in order to implement receivers and ADC systems based on interleaving techniques, most of them with application in SDR. Some of these systems are implemented in IC, whereas others are implemented with COTS, leading to some benefits for SDR applications, such as significant time and cost savings compared with developing an integrated circuit.

A very relevant time-interleaving system based on COTS is presented in Ref. [27]. In this system, eight ADCs MAX104 sampled at 1 GSPS are connected to obtain a total sampling frequency equal to 8 GHz, although, since the digital processing is implemented on a FPGA, the final frequency is equal to 6.4 GHz, due to speed restrictions of the device. Even though this is an inconvenience for high‐speed circuits, the FPGA provides the necessary flexibility for SDR and UWB applications. Moreover, this solution means a reasonable tradeoff between cost and complexity. The proposed system presented in Ref. [27] employs a digital calibration scheme based on filters, obtaining an SNR around 30–35 dB (i.e., around 5–6 bits) at the maximum operation frequency.

Other systems based on interleaving techniques are not implemented by COTS but integrating all the system, including the calibration part (calibration on‐chip). This solution is more convenient for analog or DAC‐based calibration, reducing the power consumption [32, 44]. In [32], four ADCs are connected to obtain an SNDR around 48 dB for a total sampling frequency of 2.6 GHz. In Ref. [44], two ADCs are combined to achieve an SNDR higher than 54 dB for a sampling at 1 GHz.

There are other TI‐ADCs which combine analog and digital calibration. For instance, Tamba et al. [34] use DACs to correct offset errors in the analog domain and background digital calibration to reduce the clock‐skew effects. Using both methods, this work implements an 8‐ADCs array to obtain a resolution of 5 bits at 12 GS/s operation rate. A similar work with cognitive radio applications is described in [45], where a resolution of 5.1 bits is obtained with 8 TI‐ADCs operating at 10.3 GS/s.

Finally, there are some TI‐ADCs that have applied successfully background digital calibration for dynamic and static errors compensation, as [46], which obtains 6 bits at 16 GS/s for eight different channels, and [47] that presents a wide‐band analog‐to‐digital system for cognitive radio applications as well.

On the other hand, an important issue about the implementation of TI‐ADCs is the connection between the S&Hs and ADCs. There are two possible structures, which are illustrated in Figure 20 [40]. One of them uses only one S&H connected to several ADCs (Figure 20a). In this case, the main inconvenience is that the number of ADCs connected to the S&H is limited and, therefore, since this number of ADCs is directly proportional to the total sampling rate, the scalability will be limited as well. When each TI‐ADC is preceded by its own S&H (Figure 20b), the scalability is theoretically increased because this architecture is not limited by a maximum number of ADCs connected to the S&H. However, the clock skew effect between the different S&Hs will degrade the final SNDR and, therefore, the final number of TI‐ADCs will also be limited in this case, as it is shown in Eq. (24).

Figure 20.

Architectures based on (a) one S&H and (b) several sub‐S&H.

With the objective of reducing the number of S&Hs, Gupta et al. [40] propose a structure based on double sampling (Figure 21). Since using this solution the loading of the S&H is not directly dependent on the number of TI‐ADCs, the scalability is increased with respect to the structure shown in Figure 20a. Besides, the mismatch errors and the power consumption are reduced with respect to the scheme shown in Figure 20b.

Figure 21.

Architecture based on double sampling.

Additionally, interleaving techniques can be integrated with the previously detailed subsampling techniques with the objective of implementing SDR receivers that exploit the advantages of both technologies. For example, a high‐resolution and high‐analog bandwidth multiple clock subsampling‐based system can improve its folded noise performance (Section 2.2) by using TI‐ADCs to increase the second sampling rate fs2. This solution would allow a higher intermediate frequency, which is folded by a higher first‐sampling rate fs1, reducing the thermal noise effect.

Integration of both techniques also can be used with other objectives. Louwsma et al. [48] propose a time‐interleaved multichannel track and hold for a subsampling‐based SDR receiver, with 48 dB of SNDR at 1.35 GS/s. This technique can be used to increase the total sampling rate as well. In this case, Louwsma et al. [48] propose to apply subsampling directly at the first track and hold. Furthermore, digital calibration techniques are usually employed only for band‐limited signals in the first Nyquist band, so that they cannot be directly applied for band‐pass‐sampling schemes. Therefore, some research works are dedicated to calibration algorithms focused on undersampled signals. An example is Ref. [49], which validates the precision and convergence of its proposed digital background calibration method for clock‐skew calibration of a two‐channel subsampled TI‐ADC. More recently, Duc et al. [50] has presented a novel digital background calibration for clock skew, by using a polyphase‐filtering technique, which is applied to a four‐subsampled channel TI‐ADC. The system is clocked at 2.7 GHz, achieving an 11‐bit resolution in a 5.3‐GHz analog bandwidth, that is, the proposed calibration method is extended to the fourth Nyquist band. Since these receiver architectures are designed for SDR applications, the calibration efforts are usually focused on clock skew errors, since they increase with the input frequency and overshadow the effect of other mismatches for broadband inputs.

Finally, it is also remarkable that interleaving techniques have been recently incorporated to the compressive sensing systems described in Section 2.4.1, with the main objective of implementing fast spectrum sensing for cognitive radio applications. For example, Moon et al. [51] present some novel reconstruction algorithms for a 2‐TI‐ADC wideband sparse‐based receiver, without requiring an accurate clock skew calibration and reducing the number of detection channels. However, other works are focused on calibration techniques, such as Ref. [52], where a clock skew adjustment method is proposed for sparse spectrum applications, or Ref. [53], which studied the influence of the mismatch errors, described in Section 3.2.1, in the quality of the reconstructed signal.


4. Conclusions

This chapter reviews several methods for implementing the analog‐to‐digital conversion stage to achieve the objectives of SDR and CR paradigms, becoming efficient alternatives to conventional receivers. In a first part, we describe how a subsampling‐based system is an appealing option in order to implement tunable and cost‐effective multistandard receivers for dynamic spectrum access applications, detailing a multiple clocking technique in order to reduce the folded noise effect. We extend this idea to nonlinear and multi‐band environments for spectrum sensing applications, proposing an algorithm to find the optimal sampling frequency in order to avoid the nondesired interferences. As a second cognitive radio application, we introduce techniques based on compressive sensing for the cases when the occupancy of the spectrum is very low, meeting the sparsity property. We propose the integration with subsampling architectures to implement a compressive sensing‐based receiver and reduce the complexity of the receiver. Therefore, with the objective of addressing the spectral underutilization problem, we apply the algorithms proposed for nonlinear and multi‐band scenarios to reduce the computational burden and the searching time of idle channels for spectrum sensing and spectrum sharing applications. The second part of the chapter is dedicated to interleaving techniques, which are based on several ADCs connected in parallel with the objective of maximizing the sampling frequency. Although the resolution is decreased by using these techniques, due to the generated mismatch errors, their effects can be minimized implementing calibration techniques such as those proposed in this chapter. Finally, we describe the benefits of integrating interleaving‐based systems with architectures based on subsampling and compressive sensing, with the objective to combine the advantages of these techniques in a unique analog‐to‐digital system.



This work was supported by the Spanish Ministry of Economy and Competitiveness, in part under project TEC2013‐47286‐C3‐1‐R, and in part under project TEC2016‐80396‐C2‐2‐R.


  1. 1. Mitola J. The software radio architecture. IEEE Communications Magazine. 1995;33(5):26–38. DOI: 10.1109/98.788210
  2. 2. Haykin S. Cognitive radio: Brain empowered wireless communications. IEEE Journal on Selected Areas in Communication. 2005;23(2):201–220. DOI: 10.1109/JSAC.2004.839380
  3. 3. Mitola J, MaGuire GQ. Cognitive radio: Making software radios more personal. IEEE Personal Communications. 1999;6(4):13–18. DOI: 10.1109/98.788210
  4. 4. Grace D, Pitt SP. Quadrature sampling of high frequency waveforms. Journal of the Acoustical Society of America. 1968;44:1432–1436. Doi:
  5. 5. Vaughan R, Scott N, White D. The theory of bandpass sampling. IEEE Transactions on Signal Processing. 1991;39(9):1973–1984. DOI: 10.1109/78.134430
  6. 6. Sun YR. Generalized bandpass sampling receivers for software defined radio [thesis]. Stockholm: School of Information and Communication Technology (ICT); 2006
  7. 7. Karvonen S. Charge‐domain sampling of high frequency signals with embedded filtering [thesis]. Finland: Faculty of Technology, Department of Electrical and Information Engineering, University of Oulu; 2006
  8. 8. Oya JRG et al. Data acquisition system based on subsampling for testing wideband multistandard receivers. IEEE Transactions on Instrumentation and Measurement. 2011;60(9):3234–3237. DOI: 10.1109/TIM.2011.2128710
  9. 9. Oya JRG et al. Data acquisition system base on subsampling using multiple clocking techniques. IEEE Transactions on Instrumentation and Measurement. 2012;61(8):2333–2335. DOI: 10.1109/TIM.2012.2200819
  10. 10. Tseng CH. A universal formula for the complete bandpass sampling requirements of nonlinear systems. IEEE Transactions on Signal Processing. 2009;57(10):3869–3878. DOI: 10.1109/TSP.2009.2023356
  11. 11. Tseng CH, Chou SC. Direct downconversion of multiband RF signals using bandpass sampling. IEEE Transactions on Wireless Communications. 2006;5(1):72–76. DOI: 10.1109/TWC.2006.1576530
  12. 12. Bassam SA, et al. Subsampling feedback loop applicable to concurrent dual‐band linearization architecture. IEEE Transactions on Microwave Theory and Techniques. 2012;60(6), part 2:1990–1999. DOI: 10.1109/TMTT.2012.2192745
  13. 13. Kwan A, Bassam SA, Ghannouchi FM. Sub‐sampling technique for spectrum sensing in cognitive radio. In: IEEE Radio and Wireless Symposium (RWS'2012); January 2012; Santa Clara, California: IEEE; 2012. pp. 347–350. DOI: 10.1109/RWS.2012.6175350
  14. 14. Oya JRG et al. Optimization of subsampling dual band receivers design in nonlinear systems. In: IEEE MTT‐S International Microwave Symposium Digest (IMS'2012); June 2012; Montreal, Canada: IEEE; 2012. pp. 1–3. DOI: 10.1109/MWSYM.2012.6259729
  15. 15. Oya JRG et al. Design of dual‐band multistandard subsampling receivers for optimal SNDR in nonlinear and interfering environments. IEEE Transactions on Instrumentation and Measurement. 2014;63(4):981–983. DOI: 10.1109/TIM.2013.2297651
  16. 16. Candes E. Compressive sampling. In: Proceedings of the International Congress of Mathematics; August 2006; Madrid, Spain; 2006. pp. 1433–1452. DOI: 10.4171/022‐3/69
  17. 17. Laska J et al. Theory and implementation of an analog-to-information converter using random demodulation. In: IEEE International Symposium on Circuits and Systems; May 2007; New Orleans, LA, USA: IEEE; 2007. pp. 1959?1962. DOI: 10.1109/ISCAS.2007.378360
  18. 18. Donoho DL. Compressed sensing. IEEE Transactions on Information Theory. 2006;6(4):1289–1306. DOI: 10.1109/TIT.2006.871582
  19. 19. Bai L, Roy S. Compressive spectrum sensing using a bandpass sampling architecture. IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 2012;2(3):433–442. DOI: 10.1109/JETCAS.2012.2214874
  20. 20. Jiang J et al. Achieving autonomous compressive spectrum sensing for cognitive radios. IEEE Transactions on Vehicular Technology. 2016;65(3):1281–1291. DOI: 10.1109/TVT.2015.2408258
  21. 21. Lagunas E, Najar M. Spectral feature detection with sub‐Nyquist sampling for wideband spectrum sensing. IEEE Transactions on Wireless Communications. 2015;14(7):3978–3990. DOI: 10.1109/TWC.2015.2415774
  22. 22. Ariananda DD, Leus G. Compressive wideband power spectrum estimation. IEEE Transactions on Signal Processing. 2012;60(9):4775–4789. DOI: 10.1109/TSP.2012.2201153
  23. 23. Sharma SK, Chatzinotas S, Ottersten B. Compressive sparsity order estimation for wideband cognitive radio receiver. IEEE Transactions on Signal Processing. 2014;62(19):4984–4996. DOI: 10.1109/ICC.2014.6883511
  24. 24. Chen X, et al. A sub‐Nyquist rate sampling receiver exploiting compressive sensing. IEEE Transactions on Circuits and Systems I: Regular Papers. 2011;58(3):507–520. DOI: 10.1109/TCSI.2010.2072430
  25. 25. Jenq YC. Digital spectra of nonuniformly sampled signals: Fundamentals and high‐speed waveform digitizers. IEEE Transactions on Instrumentation and Measurement. 1988;37(2):245–251. DOI: 10.1109/19.6060
  26. 26. Petraglia A, Mitra SK. Analysis of mismatch effects among A/D converters in a time‐interleaved waveform digitizer. IEEE Transactions on Instrumentation and Measurement. 1991;40(5):831–835. DOI: 10.1109/19.106306
  27. 27. Anderson CR, et al. Analysis and implementation of a time‐interleaved ADC array for a software‐defined UWB receiver. IEEE Transactions on Vehicular Technology. 2009;58(8):4046–4063. DOI: 10.1109/TVT.2009.2021268
  28. 28. Looney M. Advanced digital postprocessing techniques enhance performance in time‐interleaved ADC systems. Analog Dialogue. 2003;37(3):5–9
  29. 29. Haykin S. Adaptive Filter Theory. Upper Saddle River, NJ: Prentice‐Hall; 1986. ISBN:0‐13‐004052–5
  30. 30. Fu D et al. Digital background calibration of a 10‐b 40‐MS/s parallel pipelined ADC. In: Proceedings of the IEEE ISSCC; San Francisco, CA: IEEE; 1998. pp. 140–142. DOI: 10.1109/ISSCC.1998.672407
  31. 31. El‐Sankary K, Sawan M. High resolution self‐calibrated ADCs for software defined radios. In: The 16th International Conference on Microelectronics (ICM 2004); December 2004; Tunis, Tunisia; 2004. pp. 120–123. DOI: 10.1109/ICM.2004.1434223
  32. 32. Doris K et al. A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm CMOS. IEEE Journal of Solid-State Circuits. 2011;46(12):2821–2833. DOI: 10.1109/JSSC.2011.2164961
  33. 33. Dyer KC et al. An analog background calibration technique for time-interleaved analog-to-digital converters. IEEE Journal of Solid-State Circuits. 1998;33(12):1912–1919. DOI: 10.1109/4.735531
  34. 34. El-Chammas M, Murmann B. A 12-GS/s 81-mW 5-bit time interleaved flash ADC with background calibration. IEEE Journal of Solid-State Circuits. 2011;46(4):838–847. DOI: 10.1109/JSSC.2011.2108125
  35. 35. Tamba M, et al. A method to improve SFDR with random interleaved sampling method. In: International Test Conference 2001; Baltimore, MD, USA: IEEE; 2001. pp. 512–520. DOI: 10.1109/TEST.2001.966669
  36. 36. Ingino J et al. A continuously calibrated 12‐b, 10‐MS/s, 3.3‐V A/D converter. IEEE Journal of Solid‐State Circuits. 1998;33(12):1920–1931. DOI: 10.1109/4.735532
  37. 37. Brown J, Hurst P, Der L. A 35 Mb/s mixed‐signal decision feedback equalizer for disk drives in 2‐μm CMOS. IEEE Journal of Solid‐State Circuits. 1996;31(9):1258–1266. DOI: 10.1109/4.535409
  38. 38. Pereira JMD et al. An FFT‐based method to evaluate and compensate gain and offset errors of interleaved ADC systems. IEEE Transactions on Instrumentation and Measurement. 2004;53(2):423–430. DOI: 10.1109/TIM.2004.823321
  39. 39. Slim HH, Russer P. Digital automatic calibration method for a time‐interleaved ADCs system used in time‐domain EMI measurement receiver. In: IEEE International Symposium on Electromagnetic Compatibility. (EMC 2011); August 2011; Long Beach, CA: IEEE; 2011. pp. 476–479. DOI: 10.1109/ISEMC.2011.6038358
  40. 40. Gupta SK, Inerfield MA, Wang J. A 1‐GS/s 11‐bit ADC With 55‐dB SNDR, 250‐mW power realized by a high bandwidth scalable time‐interleaved architecture. IEEE Journal of Solid‐State Circuits. 2006;41(12):2650–2657. DOI: 10.1109/JSSC.2006.884331
  41. 41. Lee YS, An Q. Design the efficient block digital filters for calibration of timing‐error effects in time‐interleaved ADC system. In: International Conference on Communications, Circuits and Systems 2005; May 2005; Hong Kong, China: IEEE; 2005. p. 2. DOI: 10.1109/ICCCAS.2005.1495360
  42. 42. Abbaszadeh A, Dabbagh‐Sadeghipour K. An efficient postprocessor architecture for channel mismatch correction of time interleaved ADCs. In: Proceedings of ICEE; May 2010; Isfahan, Iran: IEEE; 2010. pp. 382–385. DOI: 10.1109/IRANIANCEE.2010.5507040
  43. 43. Asami K et al. Timing skew compensation technique using digital filter with novel linear phase condition. In: IEEE International Test Conference (ITC); November 2010; Austin, TX: IEEE; 2010; pp. 1–9. DOI: 10.1109/TEST.2010.5699234
  44. 44. Lin Y, et al. An 11b 1GS/s ADC with parallel sampling architecture to enhance SNDR for multi‐carrier signals. In: Proceedings of the Solid‐State Circuits European Conference (ESSCIRC 2013); September 2013; Bucharest, Romania: IEEE; 2013. pp. 121–124. DOI: 10.1109/ESSCIRC.2013.6649087
  45. 45. Nazemi A, et al. A 10.3GS/s (5.1 ENOB at Nyquist) time‐interleaved/pipelined ADC using open‐loop amplifiers and digital calibration in 90nm CMOS. In: 2008 Symposium on VLSI Circuits Digest of Technical Papers; June 2008; Honolulu, Hawaii: IEEE; 2008. pp. 19–20. DOI: 10.1109/VLSIC.2008.4585935
  46. 46. Huang CC, Wang CY, Wu JT. A CMOS 6‐bit 16‐GS/s time‐interleaved ADC using digital background calibration techniques. IEEE Journal of Solid‐State Circuits. 2011;46(4):848–858. DOI: 10.1109/JSSC.2011.2109511
  47. 47. Papari B, Asemani D, Khakpour A. A wide‐band time‐interleaved A/D converter for cognitive radio application with adaptive offset correction. In: 2011 Wireless Advanced; June 2011; London, UK: IEEE; 2011. pp. 144–148. DOI: 10.1109/WiAd.2011.5983302
  48. 48. Louwsma SM, et al. A time‐interleaved track & hold in 0.13μm CMOS sub‐sampling a 4 GHz signal with 43dB SNDR. In: IEEE Custom Integrated Circuits Conference; September 2007; San Jose, CA: IEEE; 2007. pp. 329–332. DOI: 10.1109/CICC.2007.4405745
  49. 49. Centurelli F, Monsurro P, Trifiletti A. Efficient digital background calibration of time‐interleaved pipeline analog‐to‐digital converters. IEEE Transactions on Circuits and Systems I: Regular Papers. 2012;59(7):1373–1383. DOI: 10.1109/TCSI.2011.2177003
  50. 50. Duc HL, et al. Fully digital feedforward background calibration of clock skews for sub-sampling TIADCs using the polyphase decomposition. IEEE Transactions on Circuits and Systems I: Regular Papers. 2017; PP(99):1–14. DOI: 10.1109/TCSI.2016.2645978, in press.
  51. 51. Moon T, et al. Wideband sparse signal acquisition with dual‐rate time‐interleaved undersampling hardware and multicoset signal reconstruction algorithms. IEEE Transactions on Signal Process. 2015;63(24):6486–6497. DOI: 10.1109/TSP.2015.2469648
  52. 52. Liu SJ, Xu XJ, Zou YX. Blind timing skew estimation based on spectra sparsity and all phase FFT for time‐interleaved ADCs. In: IEEE International Conference on Digital Signal Processing; July 2015; Singapore: IEEE: 2015. pp. 926–930. DOI: 10.1109/ICDSP.2015.7252012
  53. 53. Rial RM, Carrera JMC, Prelcic NG. Sensitivity of compressive sensing architectures based on time interleaved analog‐to‐digital converters to channel mismatches. In: IEEE 12th International New Circuits and Systems Conference (NEWCAS); June 2014; Trois‐Rivieres, Canada: IEEE; 2014; pp. 45–48. DOI: 10.1109/NEWCAS.2014.6933981


  • In the literature, it is a common notational practice to replace ωtkwith a single variable ω′=ωtk, called normalized frequency. Since ω represents ordinary frequency (radians per second), ω′ is expressed in units of radians (per sample). Recall also that by sampling the discrete-time Fourier transform, we obtain the discrete Fourier transform (DFT).

Written By

José Ramón García Oya, Fernando Muñoz Chavero and Rubén Martín Clemente

Submitted: November 8th, 2016 Reviewed: April 14th, 2017 Published: July 5th, 2017