## Abstract

This chapter discusses about the behavior of Carbon Nanotube (CNT) different structures which can be used as interconnect in Very Large Scale (VLSI) circuits in nanoscale regime. Also interconnect challenges in VLSI circuits which lead to use CNT as interconnect instead of Cu, is reviewed. CNTs are classified into three main types including Single-walled Carbon Nanotube (SWCNT), CNT Bundle, and Multi-walled Carbon Nanotube (MWCNT). Because of extremely high quantum resistance of a SWCNT which is about 6.45 kΩ, rope or bundle of CNTs are used which consist of parallel CNTs in order to overcome the high delay time due to the high intrinsic (quantum) resistance. Also MWCNTs which consist of parallel shells, present much less delay time with respect to SWCNTs, for the application as interconnects. In this chapter, first a short discussion about interconnect challenges in VLSI circuits is presented. Then the repeater insertion technique for the delay reduction in the global interconnects will be studied. After that, the parameters and circuit model of a CNT will be discussed. Then a brief review about the different structures of CNT interconnects including CNT bundle and MWCNT will be presented. At the continuation, the time domain behavior of a CNT bundle interconnect in a driver-CNT bundle-load configuration will be discussed and analyzed. In this analysis, CNT bundle is modeled as a transmission line circuit model. At the end, a brief study of stability analysis in CNT interconnects will be presented.

## 1. Interconnect Challenges in VLSI Circuits

As interconnect feature sizes shrink, copper resistivity increases due to surface and grain boundary scatterings and also surface roughness [1]. Furthermore, wires, especially power and ground lines, are becoming more and more vulnerable to electromigration because of rapid increases in current densities [2]. The resistance of copper interconnects, with cross-sectional dimensions of the order of the mean free path of electrons (~40 nm in Cu at room temperature) in current and imminent technologies [2], is increasing rapidly under the combined effects of enhanced grain boundary scattering, surface scattering and the presence of the highly resistive diffusion barrier layer [3]. The steep rise in parasitic resistance of copper interconnects poses serious challenges for interconnect delay [2] (especially at the global level where wires traverse long distances) and for interconnect reliability [4], hence it has a significant impact on the performance and reliability of VLSI circuits. In order to alleviate such problems, changes in the material used for on-chip interconnections have been sought even in earlier technology generations, for example the transition from aluminum to copper some years back [3].

Carbon nanotubes (CNTs) exhibit a ballistic flow of electrons with electron mean free paths of several micrometers, and are capable of conducting very large current densities [3]. They are therefore proposed as potential candidates for signal and power interconnections [5], [6]. Because of their extremely desirable properties of high mechanical and thermal stability, high thermal conductivity and large current carrying capacity [7], CNTs have aroused a lot of research interest in their applicability as VLSI interconnects of the future. Depending on their chirality (the direction along which the graphene sheets are rolled up), CNTs demonstrate either metallic or semiconducting properties. Fig. 1 shows different structures depending on the chirality

Carbon nanotubes are also classified into single-walled and multi-walled nanotubes.

## 2. Repeater Insertion as a Technique for the Delay Reduction

With the technology scaling in very deep submicron (VDSM) CMOS circuits, the gate delay decreases rapidly, while the delay of global interconnects tends to increase because of increasing their aspect ratio (thickness to width ratio) with scaling [2], [9], [10]. The repeater (buffer) insertion technique is generally used to reduce the delay of long (semi global) and global interconnects [9], [11]-[16]. An analytical model for obtaining the optimal buffer size and segment length for an equal partitioning network, in which the buffers sizes and segments lengths are constant, has been presented [12], [14], [17].

In [18] we have discussed about the optimization of global interconnects using unequal repeater (buffer) partitioning technique. This method which is discussed and reviewed in this chapter, is based on the segmentation of a long global interconnect into unequal parts, and inserting buffers with unequal sizes between them. The related structure is named as * "Unequal buffer partitioning network"* against

*that was mentioned above. The optimum delay is a function of various parameters such as the buffers sizes, the interconnect segments lengths, the load and so on [9], [11], [12], [15]-[17], [19]-[22]. It is shown that for the optimization of a buffer inserted interconnect behavior, the energy-delay product minimization is better than the delay minimization. Thus in this research, the energy-delay product has been chosen as target function for the minimization.*"Equal buffer partitioning network"

There are different algorithms for minimizing a function, which in this chapter, the genetic algorithm (GA) using MATLAB [23] has been used for minimizing the energy-delay product function.

### 2.1. Equal Buffer Partitioning Network

Fig. 2 shows a global interconnect with the buffer insertion, in which each segment has equal length and all the buffers have the same size

where * r, c,* and

*are the interconnect resistance per unit length, the interconnect capacitance per unit length, and each segment length of the interconnect, respectively. Also*h

*and*k, n

C

_{ L }are the buffers size, the number of buffers, and the load capacitance, respectively. The total time delay of global line interconnect including the buffers and load, using Elmore relation [12], [21] will be

where _{
Bo
}
_{
0
}
* /k*,

C

_{ Bi }

=kc

_{ 0 }, and

C

_{ Bo }

=kc

_{ p }are the buffers output resistance, the buffers input capacitance, and the buffers output capacitance, respectively. Also

r

_{ 0 },

c

_{ 0 }, and

c

_{ p }are similar parameters of the minimum sized repeater (buffer), respectively. We can express the total energy as

where _{
dd
} is the power supply voltage. The energy-delay product will be written as

### 2.2. Unequal Buffer Partitioning Network

Fig. 3 shows a global interconnect with buffer insertion, in which each segment length is * a* times of the previous segment length, and each buffer size is

*times of the previous buffer size, respectively*f

where ^{
m
}
* )* which

*is the total length of line (interconnect),*l

*is the first buffer size, and*k

*is the number of buffers. The other parameters are the same as in Fig.2. The total time delay of global interconnect in this structure, including the buffers and load, using Elmore relation [12], [21] will be*m

where _{
0
}, _{
0
}, and _{
p
} are the output resistance, the input capacitance, and the output capacitance of the minimum sized buffer, respectively. We can express the total energy as

Thus the energy-delay product for * "Unequal partitioning network"* will be written as

### 2.3. Optimization Procedure

In this section, EDP

Energy-Delay Product

functions for the two networks*and*"Equal partitioning network"

*, which are defined and obtained in sections II and III, are minimized using the genetic algorithm (GA) of MATLAB [23]. This procedure is performed on the two networks for the three technology nodes 65, 90, 130 nm, which the specifications of global interconnect and the minimum sized repeater (buffer) in each technology node have been extracted from ITRS*"Unequal partitioning network"

International Technology Roadmap for Semiconductors

In Figs. 4-9, the propagation delay improvement for * "Unequal partitioning network"* respect to

*, versus the global interconnect length, and for three technology nodes 65, 90, 130 nm, have been plotted whereas the capacitive load varies from one to hundred times of the minimum sized buffer output capacitance (*"Equal partitioning network"

c

_{ p }). The genetic algorithm (GA) of MATLAB [23] has been used as a tool for minimizing the energy-delay product (EDP) for the two networks at different technology nodes and various loads. For obtaining the correct results for each step of the minimization procedure, the algorithm has been done 1000 times in each step and the least value has been chosen as the best answer.

It is found from Figs. 4-9 that the improvement of the propagation delay, in unequal partitioning network is more than equal partitioning network. This improvement is obvious for the technology nodes 90, 130 nm and goes high with increasing the load capacitance. Also for technology node 65 nm, the delay improvement will be achieved for the high values of the load capacitance, which is cleared from Figs. 8, 9.

## 3. Circuit Model and Parameters for CNT

Fig. 10 depicts the equivalent circuit for an isolated single-walled carbon nanotube (SWCNT) of length less than the mean free path of electrons in a CNT [24], [25].

In this figure, _{
F
} is the fundamental (quantum) resistance, _{
CNT
} is the total inductance, and _{
Q
} and _{
E
} are the quantum and electrostatic capacitances, respectively. In the following subsections, these parameters and their related formulations will be discussed.

### 3.1. CNT Resistance

Due to spin degeneracy and sub-lattice degeneracy of electrons in graphene, each nanotube has four conducting channels in parallel [3], [26]. Hence, the conductance of an isolated ballistic single-walled CNT (SWCNT) assuming perfect contacts, is 4^{
2
}
* /h* = 155 µS, which yields a resistance of 6.45 KΩ [8], [24]. This is the quantum resistance associated with a SWCNT that cannot be avoided [3], [27]. This fundamental resistance, as shown in Fig. 11, is equally divided between the two contacts on either side of the nanotube and can be expressed as [27]

where * h* is plank’s constant and

*is electron charge. The mean free path (MFP) of electrons in a CNT is typically 1 μm [3], [8], [28]. For CNT lengths less than*e

λ

_{ CNT }, electron transport within the nanotube is essentially ballistic [3]. In this case, the resistance of nanotube with ideal coupling to the two metal contacts at its ends is independent of length and is given by

h/(4e

^{ 2 }

*≈ 6.45 KΩ [26], [27]. However, for lengths greater than the mean free path, scattering leads to an additional ohmic resistance which increases with length as [29]*)

where * ℓ* and

λ

_{ CNT }are the length and the mean free path of CNT, respectively. This has also been confirmed by experimental observations [3], [28]. It should be noted that this additional scattering resistance would appear as a distributed resistance per unit length [24] in the equivalent circuit, to account for resistive losses along the CNT length

It is necessary to note that there are inconsistent results published in literature, both experimental and theoretical, regarding the dependency of resistance on length [30]. Some of these results indicate an exponential relationship [31], [32]

and some show a linear dependency [28], [33]

It can be observed from (10)-(13) that the value of mean free path (MFP) plays an important role in determining the resistance of the carbon nanotube. It has been proven that the MFP of a CNT, both for metallic and semiconductor types, is proportional to the diameter [34], [35]. For the MFP of metallic CNTs, we have [34], [36]

where * D* is the diameter of the CNT,

*is the nearest neighbor tight-binding parameter,*φ

*is the on-site energies, and*ε

*and*ε

*, respectively. For the MFP of semiconducting CNTs, we have [34], [35]*φ

where _{
F
} is the Fermi velocity, * α* is the coefficient of scattering rate, and

*is the temperature. For a typical SWCNT with diameter 1 nm, the value of MFP has been reported about 1 μm based on measurements [37], [38]. Thus irrespective of the nature of SWCNTs (shells in an MWCNT), metallic or semiconducting, we can assume*T

Fig. 11 shows the equivalent distributed circuit model of an individual CNT (shell in a multi-walled CNT)

In this figure, _{
mc
} is the imperfect contact resistance, _{
Q
} is the quantum resistance (as the fundamental resistance _{
F
} in Fig. 10), _{
S
} is the scattering-induced resistance (as _{
CNT
} in (10), (11)), _{
K
} and _{
M
} are the kinetic and magnetic inductances, respectively, and _{
Q
} and _{
E
} are the quantum and electrostatic capacitances, respectively.

The imperfect metal-to-nanotube contacts at each of the two ends of the nanotube, give rise to an additional resistance typically about 100 KΩ in series with the fundamental resistance _{
F
} [24], [39].

### 3.2. CNT Capacitance

The total capacitance of a CNT arises from two sources: the electrostatic capacitance which is the intrinsic plate capacitance of an isolated CNT, and the quantum capacitance which accounts for the quantum electrostatic energy stored in the nanotube when it carries current [3], [26].

The electrostatic capacitance is calculated by treating the CNT as a thin wire placed away from a ground plane, as shown in Fig. 12, and its value per unit length is given by [3], [26], [30]

where * d* and

*are the dielectric permittivity, the CNT diameter, and the distance of CNT from the ground plane, respectively.*y

The electron cloud in a CNT can be assumed to be a quantum electron gas in one dimension. Hence, this follows Pauli’s exclusion principle and it is not possible to add an electron with energy less than the Fermi energy of the system (_{F}) [40]. The quantum capacitance is used to model the energy needed to add an electron at an available quantum state above the Fermi level [26]. By equating this energy to that of an effective capacitance, the expression for the quantum capacitance per unit length is obtained as [25]

where ^{5} m/s [25]. Also for a CNT, _{
Q
} is approximately 100 aF/μm [25], [26]. Since a CNT has four conducting channels as described before, the effective quantum capacitance resulting from four parallel capacitances is given by 4 _{
Q
}.

In [34], the following relations for the quantum capacitance per unit length of a shell in a MWCNT have been expressed, according to the result in [25]

where

is the number of conducting channels (spin degeneracy is already considered) in any shell, D is the diameter of the shell, a = 0.0612 nm^{-1}, and b = 0.425.

On the other hand, in [38], the following relation for the number of conducting channels in any shell has been reported

It should be noted that the error introduced by (20), (21), due to different chiralities, is within 15% for all values of D [34], [38]. Note that the two regions in (21) have an overlap, and for 3 nm < D < 6 nm, both constant and linear functions can be used without any considerable error [38].

### 3.3. CNT Inductance

The total inductance of a CNT (L_{CNT} in Fig. 10) arises from two sources: the magnetic inductance and the kinetic inductance (_{
M
} and _{
K
} in Fig. 11). In the presence of a ground plane, the magnetic inductance per unit length is given by [25], [40]

For a typical situation, the nanotube is placed on top of an insulating substrate (typically silicon dioxide), with a conducting medium below. A typical oxide thickness is between 10 nm and 1 μm with a typical nanotube radius of 1 to 2 nm. It can be noted that the magnetic inductance is a relatively weak function of the factor (y/d) and for typical geometries, it can be estimated to be around 1 pH* /μ*m [40], [41].

In one-dimensional CNT conductors, apart from the magnetic inductance, another inductive component appears due to the kinetic energy of the electrons. The details of its derivation can be obtained in [40]-[42]. The kinetic inductance per unit length can be expressed as [25], [40], [41]

It is necessary to note that the four parallel conducting channels in a CNT give rise to an effective kinetic inductance of L_{K} /4. Also as it has been shown from (23), the kinetic inductance per unit length for a one dimensional CNT conductor is around 16 nH/* μ*m [26], [40], more than 4 orders of magnitude larger than its magnetic counterpart

L

_{ M }(≈ 1 pH/

*m) [30], [40], [41], and will essentially play a vital role in high frequency applications [40].*μ

In [34], the following relations for the kinetic inductance per unit length of a shell in a MWCNT have been expressed, according to the result in [25]

where N_{shell} (D) has been defined in (20), (21).

## 4. Different Structures of CNT as Interconnect

### 4.1. CNT Bundle as Interconnect

While SWCNTs have desirable material properties, individual nanotubes suffer from an intrinsic ballistic resistance of approximately 6.5 kΩ that is not dependent on the length of the nanotube [43]. As a result, the high resistance associated with an isolated CNT, causes excessive delay for interconnect applications. To alleviate the intrinsic resistance problem, bundles or ropes of CNTs conducting current in parallel, have been proposed and physically demonstrated as a possible interconnect medium for local, intermediate, and global interconnects [3], [43]. Fig. 13 shows a CNT bundle interconnect structure consists of a signal line and two ground return paths

Due to the lack of control on chirality, any bundle of CNTs consists of metallic as well as semi-conducting nanotubes. The required relations for the parameters of CNT bundles including the magnetic and kinetic inductances, the electrostatic and quantum capacitances, the fundamental and scattering resistances, can be obtained from [5]. In section 5 the time domain behaviour of a CNT bundle as interconnect is discussed based on [44].

### 4.2. Multi-walled CNT as Interconnect

Fig. 14 shows a geometric structure of a Multi-Walled carbon nanotube (MWCNT) over a ground plane.

In this figure, D_{in} and D_{out} are the diameter of inner shell and the diameter of outer shell, respectively, and y is the height of inner shell from the ground plane. Recently wide spread studies regarding the benefits of the performance of MWCNTs as interconnect in comparison with CNT bundles and Cu have been performed. In [34] the performance of MWCNT interconnects has been analyzed and their circuit modelling has been discussed. Although MWCNT has an important role in the interconnect applications, the main scope of this chapter which follows in the subsequent section, is dedicated to the analysis of the behaviour of CNT bundle interconnects.

## 5. Time Domain Response

In [44] we have discussed about the time domain analysis of a CNT bundle interconnect in a driver-interconnect-load configuration and a new relation for the input-output transfer function in the related configuration has been extracted. A review of the discussion presented in [44] is brought in this section. Fig. 15 shows a CNT bundle interconnect with resistance, capacitance and inductance per unit length of _{
S
}, * C* and L respectively, driven by a repeater of output resistance

R

_{ tr }and output parasitic capacitance

C

_{ out }, and driving an identical repeater with input capacitance equal to the load capacitance

C

_{ L }.

In this figure, the CNT bundle interconnect has been modelled as a transmission line. For calculating the input-output transfer function of the configuration in Fig. 15, we need to derivate the total transmission parameter matrix. Using the ABCD transmission parameter matrix for a uniform * RLC* transmission line of length

*as given in [45]-[47], we can express the total ABCD transmission parameter matrix of the configuration in Fig. 15 as*ℓ

where_{
total
} can be written, using (26), as

Therefore the input-output transfer function of the configuration in Fig. 15 can be written as

For simulation purposes, we need to extract a parametric linear approximation for (31). For this purpose, we need to calculate the equivalent linear terms for

With substituting the two terms

where

Fig. 16 shows the step response of configuration in Fig. 15, for 32 nm technology node, using our extracted linear transfer function of (34), and HSPICE simulation.

The repeater size has been assumed 174 times larger than the minimum sized repeater, which its parameters have been extracted from ITRS 2007 [2]. Also the load capacitance has been considered equal to the input capacitance of repeater. Recall that _{
CNT
}) has been assumed 1 μm. As it is cleared from Fig. 16, there is an excellent match between the result of our extracted parametric transfer function and HSPICE simulation result. Fig. 17 shows the step response of configuration in Fig. 15, using our extracted linear parametric transfer function of (34), for the contact resistance values from 1 kΩ to 50 kΩ. As shown in Fig. 17, the propagation delay increases from 0.138 ns to 5.58 ns, with the increase of contact resistance value from 1 kΩ to 50 kΩ.

Fig. 18 shows the propagation delay of configuration in Fig. 15, using our extracted linear parametric transfer function of (34), versus the contact resistance value, and for the CNT bundle lengths 50 μm, 200 μm, 500 μm and 1000 μm.

In this figure, the diameter of each individual CNT has been chosen 1 nm, and therefore as discussed before, the mean free path of CNT will be 1 μm. As shown in Fig. 18, for the length of CNT bundle equal to 50 μm, the propagation delay changes from 0.138 ns to 5.58 ns for the contact resistance values from 1 kΩ to 50 kΩ, i.e. a variation range of 39.43 times the minimum value. The related delay variation ranges for the length values 200 μm, 500 μm, and 1000 μm, are 31.37, 22.61, and 15.42 times the minimum value, respectively. This means that, the impact of the contact resistance on the propagation delay, decreases with the increase of the bundle length. The reason is that, with the increase of the bundle length, the role of scattering resistance which increases with the length [29], would be more important.

In Fig. 19, the nyquist diagrams for a driven CNT bundle interconnect, versus the length of CNT bundle and the diameter of each individual CNT, have been plotted using MATLAB [23].

As shown in Fig. 19 (a), by increasing the length of CNT bundle, the complex point (-1,0) goes toward outside the diagram. So, by increasing the length of CNT bundle, the system becomes more stable. As shown in Fig. 19 (b), by increasing the diameter of each individual CNT, the complex point (-1,0) goes toward outside the diagram and then, the diagram goes farther from this point. So, by increasing the diameter of each individual CNT, the system becomes more stable. It should be noted that in simulations of Fig. 19, the driver has been considered ideal with perfect contacts, and all individual CNTs in the bundle have been assumed metallic. A more detailed discussion about the stability analysis in CNT interconnects has been presented in [48].

## 6. Summary

In this chapter, we have studied interconnect challenges and the behaviour of carbon nanotube (CNT) as interconnect in VLSI circuits. In this review we discussed about the two main structures of CNT, including CNT bundles and MWCNTs, which achieve good performance due to the parallel SWCNTs in a bundle or the parallel shells in a MWCNT. These optimized configurations give the better characteristics including decreased delay time in comparison with SWCNTs, which is a vital parameter for the application as interconnect. The repeater (buffer) insertion technique that is used for the reduction of delay time in the global interconnects, has been discussed. Also in this chapter, we analyzed the time domain response of CNT bundle interconnect in a driver-interconnect-load configuration, based on the formulations and discussions we have presented in the reference [44]. At the continuation, we discussed briefly about the stability concept in CNT bundle interconnects, versus the length and diameter of each CNT in a CNT bundle.

## References

- 1.
Naeemi A. Sarvari R. Meindl J. D. 2005 Performance“.ComparisonBetween.CarbonNanotube.CopperInterconnects.forGigascale.Integration. G. S.I)” - 2.
International Technology Roadmap for Semiconductors 2007 (ITRS),. - 3.
Srivastava N. Banerjee K. 2005 Performance“.Analysisof.CarbonNanotube.Interconnectsfor. V. L. S. I.Applications”I. E. E. E.Int Conf. on Computer-Aided Design (ICCAD),383 390 CA, Nov.. - 4.
Srivastava N. Banerjee K. 2004 Comparative. A.ScalingAnalysis.ofMetallic.CarbonNanotube.Interconnectionsfor.NanometerScale. V. L. S. I.TechnologiesProc 21 Intl. VLSI Multilevel Interconnect Conf.,393 398 ,. - 5.
Banerjee K. Srivastava N. 2006 Are“.CarbonNanotubes.theFuture.ofV. L. S. I.Interconnections?”A. C. M.DesignAutomation.Conf. D. A. (DAC),809 814 CA, Jul.. - 6.
Li J. et al. 2003 Bottom-Up“.Approachfor.CarbonNanotubes.Interconnects”Appl.Phys. Lett.,82 2491 2493 , Apr.. - 7.
Naeemi A. Meindl J. D. 2007 Design“.PerformanceModeling.for-WalledSingle.CarbonNanotubes.asLocalSemiglobal.GlobalInterconnects.inGigascale.IntegratedSystems”. I. E. E. E.Trans Electron Devices,54 1 26 37 , Jan.. - 8.
Mc Euen P. L. et al. 2002 Single-Walled.CarbonNanotube.ElectronicsTransI. E. E. E. Nanotechnology,1 1 78 85 ,. - 9.
Min. Tang ,Jun-Fa Mao 2006 "Optimization of Global Interconnects in High Performance VLSI Circuits", Proc. 19 Int. Conf. VLSI Design,. - 10.
Fathi D. Forouzandeh B. 2009 Accurate“.Analysisof.GlobalInterconnects.inNano. F. P. G.As”Nano.pp 1711764 3 . - 11.
Prasad V. Desai M. P. 2003 Interconnect.delayminimization.usinga.novelpre-mid-post.bufferstrategy.Proc 16 Int. Conf. VLSI Design,417 422 , Jan.. - 12.
Jan M. 2006 RabaeyAnantha.Chandrakasan.DigitalIntegrated.Circuit2ndEdition.Chapters 4 & 9,. - 13.
Naeemi A. Venkatesan R J.d.mendl- S. 2002 . SYSTEM-ON-CHIP GLOBAL INTERCONNECT OPTIMIZATION N.ProcA. S. I. C.SoC.ConfSep399 403 . - 14.
Mui M. Banerjee K 2004 Global. A.InterconnectOptimization.Schemefor.NanometerScale. V. L. S. I.WithImplications.forLatency.BandwidthPowerDissipation.TransI. E. E. E.E. L. E. C. T. R. O. ELECTRON DEVICES,51 2 195 203 , Feb.. - 15.
Banerjee K. 2002 AmitMehrotra. . A.Power-OptimalRepeater.InsertionMethodology.forGlobal.Interconnectsin.NanometerDesigns.TransI. E. E. E.Electron Devices,49 11 2001 2007 , Nov.. - 16.
Venkatesan R. Davis J. A. Mendil J. d. 2003 Compact.DistributedR. L. C.Interconnect-PartModels.UnifiedI. V.Modelsfor.TimeDelay.CrosstalkRepeaterInsertion.TransI. E. E. E.E. L. E. C. T. R. O. ELECTRON DEVICES,50 4 1094 1102 , Apr.. - 17.
Bakoglu B. 1990 "Circuits, Interconnections and Packaging for VLSI", - 18.
Fathi D. Forouzandeh B. 1999 A New Repeater Insertion Technique for Optimization of Global Interconnects in Nano VLSI”, - 19.
Shyh-Chyi Wong Gwo-Yann Lee 2000 "Modeling of interconnect capacitance, delay, and crosstalk in VLSI", - 20.
Kahng A. B. Masuko K. Muddu S. 1996 Analyticaldelay.modelsfor. V. L. S. I.interconnectsunder.rampinput.ProcA. C. M. I. E. E. ACM/IEEE Int. Conf. Computer-Aided Design,30 36 3036 Nov.. - 21.
Elmore W. C. 1948 The Transient Analysis of Damped Linear Networks with Particular Regard to Wideband Amplifiers", - 22.
Li X. Mao J. Huang H. Liu Y. 2005 GlobalInterconnect.WidthSpacingOptimization.forLatency.BandwidthPowerDissipation.TransI. E. E. E.Electron Devices,52 10 2272 2279 , Oct..Mathematics Laboratory (MATLAB),. - 23.
Srivastava N. Joshi R. V. Banerjee K. 2005 CarbonNanotube.InterconnectsImplications.forPerformance.PowerDissipation.ThermalManagement.IntI. E. E. E. Electron Devices Meeting (IEDM), Washington DC,257 260 257260 Dec.. - 24.
Burke P. J. 2002 "Luttinger Liquid Theory as a Model of the Gigahertz Electrical Properties of Carbon Nanotubes", - 25.
Banerjee K. Srivastava N. 2006 Are Carbon Nanotubes the Future of VLSI Interconnections?", - 26.
Datta S. 2004 ElectricalResistance.AnAtomistic. View - 27.
Park J. Y. et al. 2004 “Electron-Phonon Scattering in Metallic Single-Walled Carbon Nanotubes”, - 28.
Datta S. 1995 “Electronic Transport in Mesoscopic Systems”, - 29.
Naeemi A. Sarvari R. Meindl J. D. 2005 "Performance Comparison Between Carbon Nanotube and Copper Interconnects for Gigascale Integration (GSI)", - 30.
de Pablo P. J. et al. 2002 “Nonlinear Resistance Versus Length in Single-Walled Carbon Nanotubes”, - 31.
Andriotis A. et al. 2003 “Non-Linear Resistance Dependence on Length in Single-Wall Carbon Nanotubes”, - 32.
Li S. et al. 2004 “Electrical Properties of 0.4 cm Long Single-Walled Carbon Nanotubes”, - 33.
Li H. et al. 2000 CircuitModeling.PerformanceAnalysis.of-WalledMulti.CarbonNanotube.Interconnects - 34.
Zhou X. et al. 2005 "Band Structure, Phonon Scattering, and the Performance Limit of Single-Walled Carbon Nanotube Transistors", - 35.
Jiang J. et al. 2000 UniversalExpression.forLocalization.Lengthin.MetallicCarbon.Nanotubes - 36.
Naeemi A. Meindl J. D. 2007 "Design and Performance Modeling for Single-Walled Carbon Nanotubes as Local, Semiglobal, and Global Interconnects in Gigascale Integrated Systems", - 37.
Naeemi A. Meindl J. D. 2006 “Compact Physical Models for Multiwall Carbon-Nanotube Interconnects”, - 38.
Naeemi A. Meindl J. D. 2005 “Mono-Layer Metallic Nanotube Interconnects: Promising Candidates for Short Local Interconnects”, - 39.
Raychowdhury A. Roy K. 2006 “Modeling of metallic Carbon-Nanotube Interconnects for Circuit Simulations and a Comparison With Cu Interconnects for Scaled Technologies”, - 40.
Burke P. J. 2003 “An RF Circuit Model for Carbon Nanotubes”, - 41.
Bockrath M. W. 1999 “Carbon Nanotubes: Electrons in One Dimension”, - 42.
Nieuwoudt A. Massoud Y. 2006 “Evaluating the Impact of Resistance in Carbon Nanotube Bundles for VLSI Interconnect Using Diameter-Dependent Modeling Techniques”, - 43.
Fathi D. Forouzandeh B. Mohajerzadeh S. Sarvari R. 2009 “Accurate Analysis of Carbon Nanotube Interconnects Using Transmission Line Model”, - 44.
Banerjee K. Mehrotra A. 2002 “Analysis of On-Chip Inductance Effects for Distributed RLC Interconnects”, - 45.
Palit A. K. et al. 2003 “Reduced Order Long Interconnect Modeling”, - 46.
Fathi D. Forouzandeh B. 2009 “Time Domain Analysis of Carbon Nanotube Interconnects Based on Distributed RLC Model”, - 47.
Fathi D. Forouzandeh B. 2009 “A Novel Approach for Stability Analysis in Carbon Nanotube Interconnects”,

## Notes

- Energy-Delay Product
- International Technology Roadmap for Semiconductors