

We are IntechOpen, the world's leading publisher of Open Access books Built by scientists, for scientists

6,900

Open access books available

185,000

International authors and editors

200M

Downloads

Our authors are among the

154

Countries delivered to

TOP 1%

most cited scientists

12.2%

Contributors from top 500 universities



WEB OF SCIENCE™

Selection of our books indexed in the Book Citation Index
in Web of Science™ Core Collection (BKCI)

Interested in publishing with us?
Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected.
For more information visit www.intechopen.com



Computationally Efficient Hybrid Interpolation and Baseline Restoration of the Brain-PET Pulses

Saeed Mian Qaisar

Abstract

The design and component level architectures of a novel offset compensated digital baseline restorer (BLR) and an original hybrid interpolator are described. It allows diminishing the effect of modifications occurring during the readout of Positron Emission Tomography (PET) pulses. Without treatment, such artifacts can result in a reduction in the scanner's performance, such as its sensitivity and resolution. The BLR recompenses the offset of PET pulses. Afterward, the pertinent parts of these pulses are located. Onward, the located portion of the signal is resampled by using a hybrid interpolator. This is constructed by cascading an optimized weighted least-square interpolator (WLSI) and a Simplified Linear Interpolator (SLI). The regulation processes for the WLSI coefficients and evaluation of the BLR and the interpolator modules are presented. The proposed hybrid interpolator's computational complexity is compared with classic counterparts. These modules are implemented in Very High-Speed Integrated Circuits Hardware Description Language (VHDL) and synthesized on a Field Programmable Gate Array (FPGA). The functionality of the system is validated with an experimental setup. Results reveal notable computational gain along with adequate dynamic restitution of the bipolar offsets besides a useful and accurate improvement of the temporal resolution relative to the computationally complex conventional equivalents.

Keywords: PET scanner, hybrid interpolation, baseline restoration, VHDL, FPGA, computational complexity, photo-detector, scintillator

1. Introduction

The recent technological developments in the field of microelectronics have revolutionized the development and deployment of biomedical implants, mobile healthcare, and biomedical scanners. In this framework, a variety of high-performance PET scanners have been proposed and realized during the last decade [1–3]. PET imaging is evolving the overall influence of nuclear medicine [1]. It is because of its superior performance, in terms of resolution, compared to the Single Photon Emission Computed Tomography (SPECT). Additionally, it is the rapidly

growing nuclear diagnostic field [1]. It is a valuable metabolic imaging approach that is probably using the most suitable radiopharmaceutical [1].

Moreover, PET renders high-quality tomographs, which cannot be attained by SPECT or non-nuclear counterparts [1–3]. It has a significant clinical impact, which is evident from a variety of well-conducted case studies. Oncologists, using PET imaging services, appreciate its usefulness. PET is used in a number of critical clinical applications, including cancer diagnosis and monitoring, management of cardiology and cardiac surgery, and neurology and psychiatry.

Brain-PET scanner is an imaging device used for analysis and observation of the brain metabolic activity [1–3]. The concept is to inject a controlled volume of the radioactive tracer into the patient. Brain-PET frequently uses the tracer fluorine-18-fluorodeoxyglucose (18F-FDG) [4, 5]. After a certain period, a significant amount of this tracer is accumulated across the tumor cells. Tracer releases β^+ positrons, annihilated by medium electrons. As a result of each annihilation, two γ -rays of 511-keV energies are emitted. These are released at about 180° relative angles at the same time. Crystal scintillators absorb energy from emitted γ -rays [6, 7]. They are turning the energy into photons of light. In the next step, photo-detectors pick up these photons, which transform them into electrical pulses [8–13].

The shape and amplitude of electrical pulses produced by photo-detectors enable undesirable interactions to be reduced [2, 3, 11, 14]. In this context, sophisticated PET pulses readout and conditioning are used to maximally preserve this information [12–15].

The PET pulses, produced by photo-detectors, are conditioned and processed to extract the information such as energies and timestamps. The extracted parameters are onward passed to the Image Reconstruction Module (IRM). It combines all pairs of γ -rays, produced by same annihilations, to generate the Line-of-Responses (LORs) [11, 15, 16]. It also uses energies of the PET pulses to measure the Depths of Interactions (DOIs) [1–3]. Afterward, IMR treats these LORs and DOIs to produce three-dimensional tomographs.

PET pulses readout introduces artifacts [11, 12, 16]. It degrades the exactitude of measuring the PET pulses energies and timestamps [11]. It influences device consistency in calculating DOIs and LORs, which lowers the scanner's sensitivity and resolution [11, 12, 16]. BLRs, pile-up correctors, and high-precision timestamp calculators are being used to resolve these deficits [11, 16–21].

The readout of photo-detectors' generated PET pulses produces a shift in the baseline of the signal. It diminishes the energy resolution and the precession of DOI calculation. BLRs are utilized in this framework. Various BLRs have been suggested, ranging from analog approaches to adaptive solutions based on digital filters [11, 12, 16–21].

Another primary method in PET scanners is the measurement of annihilation timestamps. It allows the collection of adequate annihilations to create LORs and also prevents the processing of ineffective information at IRM [11, 12]. Various timestamp calculators were suggested for this purpose. These are essentially formed by using discriminators and time to digital converters (TDCS) [11, 22–27].

The timestamp calculators based on analog discriminators do not face a problem with the temporal resolution of the input signal. This problem arises, however, in the case of timestamp calculators based on digital discriminators [11, 23]. The performance of the system relates directly to the temporal resolution of the input signal and the discriminatory algorithm. The interpolation and multi-threshold discriminators are used to achieve accurate measurement of digital timestamps [11, 28].

The remaining chapter is set out as follows. Section 2 explains the materials and methods. The VHDL-based system implementation and synthesis on FPGA are

discussed in Section 3. Section 4 presents the experimental results. Section 5 makes a discussion and concludes the chapter.

2. Materials and methods

Figure 1 displays a block diagram of the proposed system. It illustrates that in the intended patient body “1” an appropriately controlled quantity of the radioactive tracer “2” is injected. The radioactive tracer used in this analysis is ^{18}F -FDG. Most of this tracer is distributed through contaminated brain cells after a certain time [5]. It originates β^+ , which is annihilated with electrons of medium. Every annihilation emits two 511-keV energy γ -rays. These are simultaneously released at about 180° relative angle and interact with crystal scintillators of the detection sensors “4.” Scintillators convert energies of γ -rays into photons of light. Afterward, photo-detectors pick up these photons and turn them into electrical pulses [8–13]. A determined number of sensors are used in a detection ring “3.” The front-end electronics, located in the detection sensors “4,” further prepare and process PET pulses emanating from photo-detectors. For the construction of tomographs, the selected pulses with extracted parameters like addresses of the intended crystal and the involved sensor are conveyed to the IRM “5.”

2.1 The detection ring

The detection ring consists of a group of four sensors, arranged axially around an “B” axis in a circle. Most contemporary PET scanners are built from radially arranged scintillators [15, 23]. The use of scintillator axial arrangements with the




Figure 1.
Block diagram of the proposed system.

appropriate treatment of lateral sides of scintillators could increase the scanner's spatial resolution compared to alternatives, based on the radial arrangement of scintillators [11, 23].

Each sensor is composed of a scintillator crystal matrix. The LYSO scintillators are used in this study [6, 7]. The γ -rays interact with these crystals and turn their energies into photons of light. These photons are then sensed by two photo-detector matrices, positioned on both sides of the scintillator matrix. Such photo-detectors produce two electrical pulses as a result of each interaction [11, 26]. Each face of a crystal scintillator is positioned with a photo-detector. Only $2 \times P$ photo-detectors are used for a matrix of P crystal scintillators (cf. **Figure 2**). It reveals a γ -ray's interaction with one scintillator crystal "6." The crystal has faces "6a" and "6b" that are paired with two "7a" and "7b" MPPCs, respectively. The PET pulses produced by MPPCs are transferred to the electronics front-end module "8." These pulses are sorted and processed and the selected pulses with extracted information are conveyed to IRM "5."

A higher count of photons is attainable by MPPCs. Moreover, their behavior is free of the magnetic field influence. It is the reason behind the frequent usage of MPPCs in PET scanners as photo-detectors. The pixel size of the utilized MPPCs is $50 \times 50 \mu\text{m}^2$. Each MPPC contains 3600 pixels. The MPPC-generated pulses are of extremely low amplitude [20]. Hundreds of microamperes bound the highest amplitude [12]. Thus, they are noise sensitive and can be completely malformed. Such pulses are amplified to enhance their immunity. It is realized by cascading a charge resistance with an appropriate bandwidth amplifier [29]. Such amplified pulses are transferred to the blocks embedded in "8" for signal selection and address encoding. They pick pulses among a matrix for the active crystal and also ensure that only one crystal is enabled at a time. If this requirement is satisfied, then the further processing of the selected pair of pulses is realized.

An appropriate baseline for the selected pulses should be available for the correct functionality of the suggested BLR [12]. Two lumped delay lines are used for each sensor in this context [30]. They incorporate a delay of 50 ns, in the selected PET pulses, with a standard deviation of only about 100 ps.

The delayed pulses, after A/D conversion, are conveyed to the IRM. To attain appropriate accuracy, the sampling frequency, FS, and the quantizer resolution should be selected tactfully [11, 12, 29]. In this case, the selected and prepared PET pulses are acquired with two 12-bit resolution Analog-to-Digital Converters (ADCs), functioning at FS = 200 MHz. Besides the chosen pulses, addresses of the effective crystal and the sensor in question are also encoded and communicated to the IRM. These data, obtained from different sensors in the detection ring, are used by the IRM for calculating DOIs and LORs. In this way, the three-dimensional tomographs are produced.




Figure 2.
The sensor principle.

2.2 Digital conditioning of the PET pulses

The amplification enhances the resistance against noise in the PET pulses [29]. Besides, this amplification can also inject random offsets in the processed pulses. It influences the performance of energy estimators and degrades DOI accuracy. In the same manner, the digitization of selected PET pulses degrades the temporal resolution. The reduced temporal resolution lowers the performance of the post timestamp and LORs' estimators. A rise in FS can enhance the temporal precision. It does, however, lead to a costly solution in terms of cost and power utilization [30].

The suggested BLR and interpolator processes concepts are illustrated by using **Figure 3**. It indicates that the BLR mainly processes the digitized versions of selected pulses in order to recover their baselines. Outputs of BLRs are conveyed to energy estimators and an adder. The added pulses are interpolated. It is performed to ameliorate the temporal resolution. Onward, the up-sampled signal is used to estimate the timestamp [11, 23].

2.3 The BLR

The BLR concept is shown in **Figure 4**. Two equivalent modules are introduced, working independently to retrieve the selected pair of PET pulses: S_{ka} and S_{kb} (cf. **Figure 3**).

Figure 4 shows that a real-time offset value, O_{Calc} , is first estimated from the incoming pulse by the BLR. It is determined as a mean of the baseline of the incoming pulse. The concept can be interpreted in mathematical terms using Eq. (1), where N represents the count of concerned samples, belonging to the digitized pulse baseline. S_{k_n} represents the sampled signal and n indexes the considered samples. N belongs to the set $\{1, 2, \dots, N\}$. N is selected in accordance to the




Figure 3.
The BLR and interpolator blocks.




Figure 4.
The architecture of BLR module.

employed delay line and FS [29]. $N = 8$ is selected. It enables the mean value of the incoming pulse baseline to be estimated through accumulation and the right shifting while eviting the utilization of a complex conventional divider.

$$O_{Calc} = \frac{1}{N} \sum_{n=1}^N x_n \quad (1)$$

The restored pulse, free of offset, is obtained by employing Eq. (2) where y_{k_n} is the n^{th} restored signal sample and S_{k_n} is the n^{th} input signal sample.

$$y_{k_n} = S_{k_n} - O_{Calc} \quad (2)$$

This O_{Calc} estimation in real-time makes the suggested BLR self-adjustable. The value of O_{Calc} adapts as a function of the intended PET pulse. It allows an effective restoration of the incoming pulses with a diverse range of bipolar offsets [29].

2.4 The hybrid interpolator

The concept of the suggested hybrid interpolator is clear from the block diagram, shown in **Figure 5**.

2.4.1 The leading-edge selection

Figure 5 shows that the intended signal x_{k_n} , generated as sum of the outputs of both BLRs, is preliminary conveyed to the signal leading-edge selector. The attention on the leading-edge is due to the form of post timestamp, which is formed by combining multi-thresholds leading-edge discriminators [11].

The signal selection mechanism is illustrated by using **Figure 6**, where V_{max} is the input signal maximum amplitude, α is a percentage of V_{max} and is chosen equal to 10% of V_{max} . If the n^{th} input signal sample, x_{k_n} , crosses the $\alpha \cdot V_{max}$ threshold then $Q + 2$ samples are selected. The association among the n^{th} nominated signal sample, xs_n , and the n^{th} input signal sample, x_{k_n} , can be presented in mathematical terms with Eq (3).

$$xs_n = x_{k_{n+i}}, \text{ where } i = \{-1, 0, 1, 2, \dots, N\} \quad (3)$$

This process of selection prevents processing of the entire signal length and thus dramatically improves the performance of the proposed system in terms of computation and power consumption [11].

The signal selector composes of a magnitude comparator, a circular buffer, and a module for logic and control. The concept is illustrated by using **Figure 7**. It displays that each input signal sample is compared with the predefined threshold $\alpha \cdot V_{max}$.




Figure 5.
The block diagram of hybrid interpolator block.




Figure 6.
Concept of signal selection.




Figure 7.
The architecture of signal leading-edge selector.

Once that threshold is exceeded by an input sample, the magnitude comparator output will be high. It is used as a logic and control unit notification that allows the circular buffer to output the x_{s_n} . The logic and control unit is based on a counter and a J-K latch. The comparator pilots the latch. Once set, it enables the output port of the buffer. The counter provides the address of buffer registers needed to read. Finally, the logic and control unit resets the J-K latch, after reading the x_{s_n} .

2.4.2 First stage interpolator

The chosen portions of pulses are up-sampled with interpolation factor, $IF = 4$, by utilizing the primary interpolator stage. It means three equally spaced samples are positioned statistically between the initial two consecutive samples. It fourfold ameliorates the first stage output temporal resolution compared to its input. The Weighted Least Square Interpolator (WLSI) up-samples at the first stage [11].

WLSI coefficients are determined using 10,000 summed pulses. The summed pulses provided by the adder “9” are used as reference ones (cf. **Figure 9**). It allows the interpolated values to be compared with the reference ones and adapts the interpolation coefficients to reduce the differences from the reference signal. In particular, these coefficients are determined by utilizing the Least Square (LS) algorithm to diminish the squares of discrepancies among the interpolated values and the actual ones. Five samples of x_{s_n} are passed to the first stage interpolator input (cf. Section 3). After up-sampling, it outputs 17 samples. The error functions of the WLSI coefficients for the 12 implanted samples are estimated as:




Figure 8.
The experimental setup.




Figure 9.
The architecture of WLSI.

$$ferr_1(w_{1,1}, w_{2,1}, \dots w_{5,1}) = \sum_{Np=1}^K \sum_{n=1}^C (xs_1.w_{1,1} + xs_2.w_{2,1} + \dots xs_5.w_{5,1} - xrefNp_n)^2. \quad (4)$$

$$ferr_2(w_{1,2}, w_{2,2}, \dots w_{5,2}) = \sum_{Np=1}^K \sum_{n=1}^C (xs_1.w_{1,2} + xs_2.w_{2,2} + \dots xs_5.w_{5,2} - xrefNp_n)^2. \quad (5)$$

⋮

$$ferr_{12}(w_{1,12}, w_{2,12}, \dots w_{5,12}) = \sum_{Np=1}^K \sum_{n=1}^C (xs_1.w_{1,12} + xs_2.w_{2,12} + \dots xs_5.w_{5,12} - xrefNp_n)^2 \quad (6)$$

In Eqs. (4)–(6), K shows the total number of summed pulses, used in the measurement. In this case, $K = 5000$ is selected. C is the count of samples per intended pulse. Eq. (7) determines the matrix of coefficients w , referring to the minimum errors.

$$w = (X^T X)^{-1} X^T X_{ref} \quad (7)$$

where X is the matrix of the initial values used for the interpolation. X_{ref} is the matrix of reference samples at the time instants where approximations are made.

$$X = \begin{pmatrix} xs1_1 & \dots & xs1_5 \\ \dots & \dots & \dots \\ xsNp_1 & \dots & xsNp_5 \end{pmatrix} \quad (8)$$

$$X_{ref} = \begin{pmatrix} xref1_1 & \dots & xref1_{12} \\ \dots & \dots & \dots \\ xrefNp_1 & \dots & xrefNp_{12} \end{pmatrix} \quad (9)$$

The program for setting the X and X_{ref} matrices and carrying out the matrix computations to calculate the WLSI coefficients is specifically implemented in MATLAB [31]. The architecture utilized by the designed WLSI can be seen in **Figure 10**.

2.4.3 Second stage interpolator

The output of first stage is further up-sampled by the second stage interpolator. It is presumed that the signal between two successive samples changes linearly. Therefore, in the second stage, the SLI with an IF = 4 is deployed. The value of n^{th} approximated value, xr_n , corresponding to the n^{th} interpolating instant, tr_n , is equal to the mean of its previous and following incoming samples (cf. Eq. (10)).




Figure 10.
 The architecture of SLI.

$$xr_n = \frac{xs_{n-1} + xs_n}{2} \quad (10)$$

In this way, the temporal resolution of the second stage interpolator output is 16-fold superior than that of the original incoming signal. The second stage interpolator collects 17 samples from the prior WLSI module and outputs 65 samples. **Figure 8** illustrates the architecture and working of SLI. It indicates that 16 identical modules are operating concurrently.

2.5 The experimental setup

The system applicability is studied by using an experimental setup, as shown in **Figure 9**. It indicates that the radioactive tracer, ^{22}Na , is relocated by a robotic arm with respect to the utilized crystal scintillators matrix “6.” The gap among successive relocation steps remains equivalent to 1 mm. The system includes a sensor, consisting of four LYSO crystals of $3 \times 3 \times 60 \text{ mm}^3$, enclosed from both sides with $3 \times 3 \text{ mm}^2$ arrays of Hamamatsu MPPCs, “7a” and “7b.” MPPC array consists of four MPPCs of $3 \times 3 \text{ mm}^2$ area, to suit the used scintillators.

The front-end electronics modules, “8a” and “8b,” manage the pulses, which come from both MPPC matrices “7a” and “7b.” They realize amplification, selection, and addition of delay. Signal selection and address encoding block “10” is used to process outputs of “8a” and “8b.” The selected pulses are then added using the adder circuit “9.” Finally, the selected pulses supplied by “10” and their sum, supplied by “9” are digitized concurrently by using an oscilloscope. The LeCroy WavePro 7300A oscilloscope is utilized in this study. The pulses, produced by “10” are digitized at $\text{FS} = 200 \text{ MHz}$. The sum of pulses produced by “9” is digitized at the sampling rate of 3.2 GHz . Later, when characterizing the hybrid interpolation module, these pulses, obtained at a frequency of 3.2 GHz , are used as reference ones. The approach is described further in Section 3.2.

3. VHDL implementation and synthesis on FPGA

The designed BLR and hybrid interpolator modules are implemented in VHDL and are synthesized on an FPGA. Preliminarily the 28-nm technology-based “xc7a200t FPGA” from the “Artix-7” family is considered [32]. The circuit VHDL implementation is synthesized on the selected FPGA by using the Xilinx Synthesis Technology (XST) [33, 34]. The system Register-Transfer-Level (RTL) schematics are shown in **Figure 11a** and **Figure 11b**. **Figure 11a** shows the top-level RTL schematic and **Figure 11b** shows the components-level RTL schematic.

The post-synthesis summary of the FPGA resource utilization, by one BLR and hybrid interpolator, is presented in **Table 1**. It shows that more than 10 proposed BLR and hybrid interpolator chains can be implemented on a single *xc7a200t* chip. The available DSP-blocks, on a single *xc7a200t* chip, mainly pose this limitation on the count of proposed conditioning chains. In case of need, this limitation can be resolved by using alternate logic-cells-based architectures and implementations, which minimize the use of DSP-blocks.

4. Results

The statistical features of the PET pulses such as rise-time, fall-time, bandwidth, and magnitude are extracted. It is carried out by analyzing the PET pulses delivered




Figure 11.
(a) The top-level RTL schematic. (b) The components-level RTL schematic.

Resource	Input-output pins (IOs)	Slice registers	Slice LUTs	DSP48E1s	Block RAMs
Used	36	1223	818	60	8
Total	500	269,200	134,600	740	365
% utilization	7.2	0.5	0.6	8.1	2.2

Table 1.
Summary of the xc7a200t resources utilization.

Parameter	Mean value	Standard deviation
Rise-time (ns) 10–90%	11	1.1
Fall-time (ns) 10–90%	146	10
Bandwidth (MHz)	35	4
Maximum amplitude, Vmax, after addition of both pulses(mV)	1010	55

Table 2.
Summary of amplified and conditioned pulses parameters.

by “10.” Ten thousand pulses are considered through this operation. They are collected at a sampling rate of 200 MHz by utilizing the inbuilt ADCs of the oscilloscope. A summary is presented in **Table 2**.

4.1 The characterization of BLR

The utilized delay lines inject 50-ns delays in the selected pulses. These are acquired with a sampling rate of 200 MHz. Thus, 10 samples are collected on the baselines of arriving pulses. While estimating O_{Calc} , $N = 8$ is selected. It refers to primarily 40-ns portion of the baseline. On the accumulator output, the division with a factor of 8 is attained by executing a 3-bit right shift.

Figure 12 shows a typical performance of the conceived BLR. It depicts how well the offset, injected by the front-end electronics, is compensated from the received pulses. Amplification and conditioning chains in modules “8a” and “8b” add a particular offset in the received pulses. Due to the influence of various offsets, for a fixed location among the radiotracer and the crystal scintillator matrix “6,” the incoming pulses demonstrate a peak amplitude dispersion of roughly 25% among them. With the application of the designed BLR, these dispersions are limited to approximately 1%. It reflects how the use of designed BLR will enhance the correctness of post energies and DOI estimators. It will also improve the performance of the scanner in terms of precision in the localization of tumor cells [11, 12].

4.2 The characterization of hybrid interpolator

4.2.1 The leading-edge selector

BLRs’ outputs are summed and then transferred to the signal selection unit. The selected pulses are digitized at a rate of 200 MHz. **Table 1** reveals that the incoming signal’s mean [10] % rise time is 11 ns. It clarifies that there will be at least two samples, in the digitized version of the signal, on the signal leading-edge. Hence, $Q = 3$ is selected. It ensures a proper selection of the signal leading-edge, the most critical signal portion needed by the used timestamp estimator [11].

4.2.2 The first and the second stage interpolators

Signal leading-edge selector output is transferred to the first interpolation stage realized with WLSI. In this study, this interpolation stage receives five selected signal samples, initially sampled at 200 MHz. It outputs 17 samples, with a sampling rate of 800 MHz.

The SLI is selected to process the second interpolation stage. It receives 17 samples and outputs 65 samples with a sampling rate of 3.2 GHz.




Figure 12.
The baseline restoration process.

The interpolation errors are computed. Throughout this procedure, 10,000 interactions among the radioactive source and the scintillators matrix “6” are used. The intended interactions are recorded at predetermined locations.

The module “10” produces a pair of pulses as an outcome of each interaction. These pulses and their related sum are digitized with an oscilloscope. The pulses produced by the module “10” are recorded at a sampling frequency of 200 MHz. The sum of pulses produced by the adder circuit “9” is recorded at a sampling rate of 3.2 GHz. The error per interpolated sample, Ie_n , is estimated with Eq. (11), where, $xref_n$ is the reference sample value with respect to the interpolation instant tr_n . It represents the summed analog signal that is sampled with an oscilloscope, at 3.2 GHz. yr_n is the approximated value computed with respect to the interpolation instant tr_n .

$$Ie_n = xref_n - yr_n \quad (11)$$

The error of the used interpolator is measured in terms of the Mean Square Deviation Error (RMSDE). The RMSDE is determined for each intended pulse by using Eq. (12), where, C is the number of samples that are considered for the incoming pulse. The number of summed pulses is indexed by Np . Eventually, the RMSDE mean is determined as the average value of the $RMSDE_{Np}$.

$$RMSDE_{Np} = \sqrt{\frac{1}{C} \cdot \sum_{n=1}^C Ie_n^2} \quad (12)$$

For designed hybrid interpolator, the average RMSDE value is 13.6 μV . The interpolated signal is used for post timestamps estimation. The interaction time among the γ -ray and the crystal scintillator is computed by comparing the arriving pulse amplitude against determined thresholds. The time is estimated on the basis of thresholds crossing instants. Due to the discrete-time digitized pulses, a threshold crossing is estimated as intersection among the threshold and the straight line, crossing via two successive samples that lay across that threshold. For the timestamp estimators, based on digital discriminators, the precession of timestamps is directly related to the temporal resolution and the magnitude accuracy of the arriving pulses [11, 23].

In this case, by using the suggested hybrid interpolator, the temporal resolution of the selected portion is enhanced 16-fold. It outputs an interpolated signal with 0.3125 ns of temporal resolution and 13.6 μV of average RMSDE. It is capable of significantly improving the accuracy of the post timestamp estimator while digitizing pulses with ADCs that are economically accessible [11].

4.3 Comparison of the hybrid interpolator with a conventional interpolator

The effectiveness of the suggested hybrid interpolator is also compared with a counter mono-algorithm-based approach. Interpolation is achieved traditionally by using a unique algorithm. The computational load is directly related to the order of the interpolator and to the count of input samples.

The leading-edge selection module, in the proposed solution, allows concentrating on the pertinent portion of the signal. In the examined case, five samples per incoming pulse are picked. Without this element, however, the entire pulse duration of around 150 ns should be considered [11, 12]. The ADC will deliver 30 samples per incoming pulse, for a sampling frequency of 200 MHz. It will increase the interpolator computational load with a factor of 6.

The computational complexity for the suggested case is determined by adding the computational costs of both stages. The computational complexity of the optimized WLSI with an $IF = 4$ is 15 multiplications and 3 additions (cf. **Figure 10**). The computational complexity of SLI is 3 additions and 3 binary-weighted divisions (cf. **Figure 8**). Relative to the addition and multiplication operations, the circuit level complexity of the binary weighted division is insignificant. However, the complexity of a WLSI with an $IF = 16$ is 45 multiplications and 15 additions for approximating 15 samples among two consecutive originals [12].

By the grace of leading-edge selector, in the proposed case, the WLSI needs to interpolate 5 selected samples and it delivers 17 interpolated samples at its output. The overall computational cost of WLSI becomes 75 multiplications and 15 additions. The complexity of used SLI for processing 17 samples is 51 additions. It results in an overall cost of 75 multiplications and 66 additions. Contrary, in conventional case, the system has to process 30 samples for the whole pulse length, between 10% rise-time to 10% fall-time, of around 150 ns should be considered [1, 2]. It results in a computational cost of 1350 multiplications and 450 additions.

These results demonstrate that the suggested solution reaches an 18-fold gain in the count of multiplications and a 6.8-fold gain in the count of additions over the mono WLSI based solution.

The proposed hybrid interpolator's interpolation precision is also contrasted with the mono WLSI-based solution. Characterization is achieved by using the same pair of pulses registered and used during the measurement of the hybrid interpolator error. The interpolation error of the up-sampled signal outputs by the mono WLSI interpolator is estimated by using Eq. 12. It results in 11.4- μ V RMSDE. For the case of designed hybrid interpolator, 13.6- μ V RMSDE is attained. It reveals that the designed solution achieves substantial computational advantage over the mono WLSI-based tactic while achieving an analogous precision.

5. Discussion and conclusion

A brain-PET scanner's resolution and sensitivity rely on how accurate it is to measure the depths and times of interactions among scintillators and the γ -rays [1–3]. The exact measurement of the DOI requires an accurate estimate of the arriving PET pulses' energies [12]. A precise measurement of interaction times needs an exact calculation of timestamps [11]. This helps in accurate reconstruction of the LORs. Accurate DOIs and LORs contribute to the reconstruction of three-dimensional high-resolution tomography, which allows a precise location of tumor cells in the patient's brain.

The readout electronics of PET pulses produce unpredictable offsets. It causes an incorrect estimation of these pulses' energies, which decreases the accuracy of measurement of the DOI and timestamp. As a result, it diminishes the scanner's ability to assess the location of tumor cells accurately. An efficient BLR is proposed for minimizing the impact of offsets. It attains a dynamic offset cancelation by employing a real-time *OCalc* estimation mechanism. By the grace of the suggested BLR, the peak amplitude dispersions for a determined position of the radioactive source with respect to the matrix of scintillators "6" is diminished from $\leq 25\%$ to $\leq 1\%$. This assures that the use of designed BLR would enhance the precision of post energies and DOIs' estimators. This should improve the scanner's accuracy in the localization of tumor cells [1–3, 11].

After energies, the second significant parameter to be measured in brain-PET scanners is the timestamp of the annihilated γ -rays [11]. It is conducted to calculate LORs, which allow the tumor cells to be located. A PET scanner's sensitivity and

tomographic resolution are directly linked to the computational accuracy of timestamps [11, 23]. The timestamp can be measured in either digital or analog worlds. The analog timestamp calculators require the development of complex, integrated circuits for specific applications. Using digital timestamp calculators can result in a cost-effective solution [23]. It allows a solution to be realized using regular ADCs and Field Programmable Gate Arrays (FPGAs). Comparing the amplitude of digitized versions of PET pulses to established thresholds, they measure timestamps [23, 24, 35]. The time is stamped by using the instants of the threshold crossing. Hence, the exactitude of timestamp calculations is directly related to the incoming pulses' temporal resolution and precision of magnitude. The incoming pulses are digitized at a sampling rate of 200 MHz in the examined case. It provides 5 ns of temporal resolution. Later, with the suggested hybrid interpolator, the temporal resolution of the selected portion of pulses is 16-fold enhanced. It results in an interpolated signal with a temporal resolution of 0.3125 ns and with RMSDE of 13.6 μ V. It aptitudes a significant improvement in the precision of the post timestamp calculator while acquiring the pulses with economically available ADCs.

Component-level architectures of the suggested BLR and hybrid interpolator are described. The proposed chain is implemented in VHDL, and synthesis is realized on the *xc7a200t* FPGA. It is shown that more than 10 proposed BLR and hybrid interpolator chains can be implemented on a single *xc7a200t* chip, which costs around 260US\$. This reveals that the suggested concept can be developed, unlike traditional predecessors, by using cost-effective ADCs and FPGAs [12]. It prevents the production of complex high-performance specific integrated circuits and thus results in effective realization. In addition to cost-effectiveness, it also facilitates the device reconfiguration compared to hardwired circuits and allows similar precision to be attained [12].

These results demonstrate the potential applicability of the proposed BLR and hybrid interpolator in current brain-PET scanners. They can be easily incorporated into contemporary PET scanners based on a simple architecture and can contribute effectively in improving their tomographic resolution.

Acknowledgements

The author is thankful to Dr. D. Liksonov, Dr. A. Bakkali, and Dr. N. Tamda for the fruitful discussions, Mme. Rabia Qaisar, Ms. M. Tayeb, and Ms. E. Noor for their help in preparing figures for this book chapter.

Conflict of interest

The author declares no conflict of interest.

IntechOpen

IntechOpen

Author details

Saeed Mian Qaisar
Effat University, College of Engineering, Jeddah, Saudi Arabia

*Address all correspondence to: sqaisar@effatuniversity.edu.sa

IntechOpen

© 2020 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (<http://creativecommons.org/licenses/by/3.0>), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. 

References

- [1] Fraioli F, Almansory KO. Clinical applications of PET/MRI in brain imaging. In: PET/CT in Brain Disorders. Cham: Springer; 2019. pp. 145-154. DOI: 10.1007/978-3-030-01523-7_13
- [2] Ota R, Omura T, Yamada R, Miwa T, Watanabe M. Evaluation of a sub-millimeter resolution PET detector with a 1.2 mm pitch TSV-MPPC array one-to-one coupled to LFS scintillator crystals and inter-crystal scatter studies with individual signal readout. IEEE Transactions on Radiation and Plasma Medical Sciences. 2016;1(1):15-22. DOI: 10.1109/TNS.2016.2617334
- [3] Gaudin É, Toussaint M, Thibaudeau C, Paillé M, Fontaine R, Lecomte R. Performance simulation of an ultrahigh resolution brain PET scanner using 1.2-mm pixel detectors. IEEE Transactions on Radiation and Plasma Medical Sciences. 2018;3(3): 334-342. DOI: 10.1109/TRPMS.2018.2877511
- [4] Dell'Aquila AM, Avramovic N, Mastrobuoni S, Motekallemini A, Wisniewski K, Scherer M, et al. Fluorine-18 fluorodeoxyglucose positron emission tomography/computed tomography for improving diagnosis of infection in patients on CF-LVAD: Longing for more 'insights'. European Heart Journal Cardiovascular Imaging. 2018;19(5):532-543. DOI: 10.1093/ehjci/jex158
- [5] Huang Q, Ren S, Jiang D, Guan Y, Xie F, Sun D, et al. Changes in brain glucose metabolism and connectivity in somatoform disorders: An 18 F-FDG PET study. European Archives of Psychiatry and Clinical Neuroscience. 2019;1-11. DOI: 10.1007/s00406-019-01083-0
- [6] Marcinkowski R, Mollet P, Van Holen R, Vandenberghe S. Sub-millimetre DOI detector based on monolithic LYSO and digital SiPM for a dedicated small-animal PET system. Physics in Medicine & Biology. 2016; 61(5):2196. DOI: 10.1088/0031-9155/61/5/2196
- [7] Wolszczak W, Ereiksson L, Melcher CL. Scintillators for PET and SPECT. In: Physics of PET and SPECT Imaging. CRC Press; 2017. pp. 65-84. DOI: 10.4324/9781315374383
- [8] Ronzhin A. High time-resolution photo-detectors for PET applications. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment. 2016;809:53-57. DOI: 10.1016/j.nima.2015.11.069
- [9] Slawomir SP. A Technical Guide to Silicon Photomultipliers (SiPM) | Hamamatsu Photonics. Japan: Hamamatsu Corporation & New Jersey Institute of Technology; 2017
- [10] Yamamoto S, Imaizumi M, Watabe T, Watabe H, Kanai Y, Shimosegawa E, et al. Development of a Si-PM-based high-resolution PET system for small animals. Physics in Medicine and Biology. 2010;55(19): 5817. DOI: 10.1088/0031-9155/55/19/013
- [11] Qaisar SM. A two stage interpolator and multi threshold discriminator for the brain-PET scanner timestamp calculation. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment. 2019;922: 364-372. DOI: 10.1016/j.nima.2019.01.004
- [12] Qaisar SM. Offset compensated baseline restoration and computationally efficient hybrid interpolation for the brain PET. Bio-Algorithms and Med-Systems. 2018; 14(4). DOI: 10.1515/bams-2018-0031

- [13] Qaisar SM. An automatic Peltier effect based MPPC gain regulation for brain-PET. In: 2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA). UAE: IEEE; 2017. pp. 1-6. DOI: 10.1109/ICECTA.2017.8252028
- [14] Qaisar SM. A VHDL based interpolator and base line restorer for a brain-PET scanner. In: 2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA). UAE: IEEE; 2017. pp. 1-6. DOI: 10.1109/ICECTA.2017.8252056
- [15] Moskal P, Bednarski T, Białas P, Czerwiński E, Kapłan Ł, Kochanowski A, et al. A novel method based solely on field programmable gate array (FPGA) units enabling measurement of time and charge of analog signals in positron emission tomography (PET). *Bio-Algorithms and Med-Systems*. 2014;**10**(1):41-45. DOI: 10.1515/bams-2013-0104
- [16] Lu J, Zhao L, Chen K, Deng P, Li B, Liu S, et al. Real-time FPGA-based digital signal processing and correction for a small animal PET. *IEEE Transactions on Nuclear Science*. 2019; **66**(7):1287-1295. DOI: 10.1109/TNS.2019.2908220
- [17] Saxena S, Hawari AI. Digital pulse deconvolution with adaptive shaping for real-time high-resolution high-throughput gamma spectroscopy. In: *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*. Elsevier; 2018. DOI: 10.1016/j.nima.2018.09.123
- [18] Hammad ME, Kasban H, Fikry RM, Dessoky MI, Zahran O, Elaraby SM, et al. Pile-up correction algorithm for high count rate gamma ray spectroscopy. *Applied Radiation and Isotopes*. 2019;**151**:196-206. DOI: 10.1016/j.apradiso.2019.06.003
- [19] Kawada Y, Yunoki A, Yamada T, Hino Y. Effect of time walk in the use of single channel analyzer/discriminator for saturated pulses in the $4\pi\beta\text{-}\gamma$ coincidence experiments. *Applied Radiation and Isotopes*. 2016;**109**: 369-373. DOI: 10.1016/j.apradiso.2015.12.024
- [20] Du J, Schmall JP, Judenhofer MS, Di K, Yang Y, Cherry SR. A time-walk correction method for PET detectors based on leading edge discriminators. *IEEE Transactions on Radiation and Plasma Medical Sciences*. 2017;**1**(5): 385-390. DOI: 10.1109/TRPMS.2017.2726534
- [21] Kafaee M, Moussavi-Zarandi A. Baseline restoration and pile-up correction based on bipolar cusp-like shaping for high-resolution radiation spectroscopy. *Journal of the Korean Physical Society*. 2016;**68**(8):960-964. DOI: 10.3938/jkps.68.960
- [22] Moskal P, Zoń N, Bednarski T, Białas P, Czerwiński E, Gajos A, et al. A novel method for the line-of-response and time-of-flight reconstruction in TOF-PET detectors based on a library of synchronized model signals. *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*. 2015;**775**:54-62. DOI: 10.1016/j.nima.2014.12.005
- [23] Liksonov D, Qaisar SM. Method for Calculating Interaction Time of Gamma Photon with Scintillation Crystal in Sensor of Positron Emission Tomography System, Involves Determining Curve Representing Evolution of Electrical Signal by Interpolation of Sampling Points, FR 2983590. Available from: <https://worldwide.espacenet.com/patent/search?q=pn%3DFR2983590B1>

- [24] Braga LH, Gasparini L, Grant L, Henderson RK, Massari N, Perenzoni M, et al. A fully digital 8x16 SiPM array for PET applications with per-pixel TDCs and real-time energy output. *IEEE Journal of Solid-State Circuits*. 2014; **49**(1):301-314
- [25] Braga LH, Gasparini L, Stoppa D. A time of arrival estimator based on multiple timestamps for digital PET detectors. In: 2012 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC). California, USA: IEEE; 2012. pp. 1250-1252. DOI: 10.1109/NSSMIC.2012.6551306
- [26] Tetrault MA, Oliver JF, Bergeron M, Lecomte R, Fontaine R. Real time coincidence detection engine for high count rate timestamp based PET. *IEEE Transactions on Nuclear Science*. 2010; **57**(1):117-124. DOI: 10.1109/TNS.2009.2038055
- [27] Xie Q, Kao CM, Wang X, Guo N, Zhu C, Frisch H, et al. Potential advantages of digitally sampling scintillation pulses in timing determination in PET. In: 2007 IEEE Nuclear Science Symposium Conference Record (NSS'07). Vol. 6. Honolulu, Hawaii, USA: IEEE; 2007. pp. 4271-4274. DOI: 10.1109/NSSMIC.2007.4437060
- [28] Pałka M, Strzempek P, Korcyl G, Bednarski T, Niedźwiecki S, Białas P, et al. Multichannel FPGA based MVT system for high precision time (20 ps RMS) and charge measurement. *Journal of Instrumentation*. 2017;**12**(08): P08001. DOI: 10.1088/1748-0221/12/08/P08001
- [29] Qaisar SM. A custom 70-channel mixed signal ASIC for the brain-PET detectors signal readout and selection. *Biomedical Physics & Engineering Express*. 2019;**5**(4):045018. Available from: <https://orcid.org/0000-0002-4268-3482>
- [30] Hanu AR, Prestwich WV, Byun SH. A data acquisition system for two-dimensional position sensitive micropattern gas detectors with delay-line readout. *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*. 2015;**780**: 33-39. DOI: 10.1016/j.nima.2015.01.053
- [31] Rao KD, Tunga S. *Signals and Systems*. Switzerland: Birkhäuser; 2018. DOI: 10.1016/C2009-0-19375-3
- [32] Mohsen E. Reducing system power and cost with Artix-7 FPGAs. *Xilinx, Artix*. 2012;**7**:1-12
- [33] Wang Y, Li P, Zhang P, Zhang C, Cong J. Memory partitioning for multidimensional arrays in high-level synthesis. In: *Proceedings of the 50th Annual Design Automation Conference*. New York, USA; 2013. pp. 1-8. DOI: 10.1145/2463209.2488748
- [34] Agrawal T, Kumar A, Saraswat SK. Design of low power SRAM on Artix-7 FPGA. In: 2016 2nd International Conference on Communication Control and Intelligent Systems (CCIS). India: IEEE; 2016. pp. 203-209. DOI: 10.1109/CCIIntelS.2016.7878231
- [35] Li H, Wang C, Baghaei H, Zhang Y, Ramirez R, Liu S, et al. A new statistics-based online baseline restorer for a high count-rate fully digital system. *IEEE Transactions on Nuclear Science*. 2010; **57**(2):550-555. DOI: 10.1109/TNS.2009.2036914