We are IntechOpen, the world's leading publisher of Open Access books Built by scientists, for scientists



185,000

200M



Our authors are among the

TOP 1% most cited scientists





WEB OF SCIENCE

Selection of our books indexed in the Book Citation Index in Web of Science™ Core Collection (BKCI)

Interested in publishing with us? Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected. For more information visit www.intechopen.com



Operation of Active Front-End Rectifier in Electric Drive under Unbalanced Voltage Supply

Miroslav Chomat Institute of Thermomechanics AS CR, v.v.i. Czech Republic

1. Introduction

Non-standard conditions in the power network such as voltage unbalance can negatively affect operation of electric drives. The unbalance can be caused by a failure in the network or by an unbalanced load in the electric vicinity of the affected drive. Unsymmetrical voltages at the input of a voltage source inverter cause pulsations in the DC link voltage when not properly taken care of. This may result in significantly reduced power capabilities and, therefore, limited controllability of the drive. This text deals with the effects of unbalanced voltage supply on the DC-link voltage pulsations, methods to address this problem and the additionally imposed constraints in operating regions of the rectifier.

2. Control method

A simplified scheme of the drive under investigation is shown in Fig. 1. The front-end controlled rectifier is connected to the mains through input filter inductors. The output current of the rectifier supplies the DC current to the output inverter and maintains the voltage across the DC-link capacitors constant at the same time. The value of this current can be controlled by suitable switching of solid-state elements in the front-end stage.




Fig. 1. Scheme of system under investigation.

Suitable control of the front-end AC/DC converter can be employed in order to draw constant input power from the power network even at unbalanced voltage supply

(Stankovic & Lipo, 2001; Lee et al., 2006; Cross et al., 1999; Song & Nam, 1999). The switching functions for the front-end AC/DC converter are generated so that a constant voltage across the DC bus is maintained. Series combinations of inductance and resistance are considered at the input terminals of the inverter.

The system can be electrically described by the following set of ordinary differential equations (Chomat & Schreier, 2005):

$$v_{A} - L\frac{di_{A}}{dt} - Ri_{A} - v_{SA} + v_{N} - v_{0} = 0, \qquad (1)$$

$$v_{B} - L\frac{di_{B}}{dt} - Ri_{B} - v_{SB} + v_{N} - v_{0} = 0, \qquad (2)$$

$$v_{C} - L\frac{di_{C}}{dt} - Ri_{C} - v_{SC} + v_{N} - v_{0} = 0$$
 (3)

where

$$v_{SA} = s_A \cdot V_{DC} , \qquad (4)$$

$$v_{SB} = s_B \cdot V_{DC} , \qquad (5)$$

$$v_{\rm SC} = s_C \cdot V_{DC} \tag{6}$$

are the voltages at the input of the inverter. The functions s_A , s_B , and s_C are the corresponding unit switching functions of the particular phases of the front-end stage, which represent the fundamental harmonic components of the pulse width modulated output. Sinusoidal switching functions with the nominal frequency are considered throughout this paper, whereas the higher harmonics that would arise in a real power converter are neglected in the calculation for simplification. V_{DC} represents one half of the overall DC-link voltage here. The voltage v_N is the electric potential of the neutral of the mains and v_0 is the electric potential of the centre point of the capacitor bank in the DC bus.

The DC-link current can be calculated from the phase currents and the switching functions according to

$$i_{DC} = \frac{1}{2} \left(s_A i_A + s_B i_B + s_C i_C \right) .$$
 (7)

The coefficient ¹/₂ takes into account the fact that currents in both positive and negative directions that flow through different current paths in the DC bus are produced by the rectifier.

An unbalanced system of phase quantities can advantageously be represented by phasors of positive and negative rotating sequences. It is not necessary to take zero-sequence quantities into account here as no neutral wire is considered in the system and, therefore, no zero-sequence current can develop. The resulting rotating vector of such a quantity may then be written as

$$\mathbf{x} = \mathbf{X}_{\mathbf{P}} e^{j\omega t} + \mathbf{X}_{\mathbf{N}} e^{-j\omega t} .$$
(8)

The subscripts *P* and *N* denote the positive and negative rotating sequences, respectively. Based on these assumptions, (1) - (3) and (4) - (6) may be rewritten in phasor form as

$$\mathbf{V}_{\mathbf{P}} - (R + j\omega L)\mathbf{I}_{\mathbf{P}} - \mathbf{S}_{\mathbf{P}}V_{DC} = 0, \qquad (9)$$

197

$$\mathbf{V}_{\mathbf{N}} - (R - j\omega L)\mathbf{I}_{\mathbf{N}} - \mathbf{S}_{\mathbf{N}}V_{DC} = 0.$$
⁽¹⁰⁾

The solution of (9) and (10) for positive and negative sequence currents is

$$\mathbf{I}_{\mathbf{P}} = \frac{\mathbf{V}_{\mathbf{P}} - \mathbf{S}_{\mathbf{P}} V_{DC}}{R + j\omega L} , \qquad (11)$$

$$\mathbf{I_N} = \frac{\mathbf{V_N} - \mathbf{S_N} V_{DC}}{R - j\omega L} \tag{12}$$

and the corresponding rotating vector of the input currents is therefore

$$\mathbf{i} = \mathbf{I}_{\mathbf{P}} e^{j\omega t} + \mathbf{I}_{\mathbf{N}} e^{-j\omega t} \,. \tag{13}$$

Similarly, we can formally introduce a rotating vector of the switching functions

$$\mathbf{s} = \mathbf{S}_{\mathbf{P}} e^{j\omega t} + \mathbf{S}_{\mathbf{N}} e^{-j\omega t} . \tag{14}$$

Then the resulting instantaneous value of the current supplied into the DC link by the frontend converter from (7) can be written in the vector form as

$$i_{DC} = \frac{1}{2} \frac{3}{2} \operatorname{Re}\left\{\mathbf{i} \cdot \overline{\mathbf{s}}\right\},\tag{15}$$

where the bar over the symbol denotes the complex conjugate value. The term 3/2 appears in (15) due to the transformation from rotating vector form to instantaneous quantities. The resulting relation obtained after substituting (13) and (14) into (15) can be written as the sum of two separate current components and given as

where
$$i_{DC} = i_{DC(avg)} + i_{DC(2\omega t)}$$
, (16)

$$i_{DC(\alpha vg)} = \frac{3}{4} \operatorname{Re} \left\{ \frac{\mathbf{V}_{\mathbf{P}} - \mathbf{S}_{\mathbf{P}} V_{DC}}{R + j\omega L} \,\overline{\mathbf{S}}_{\mathbf{P}} + \frac{\mathbf{V}_{\mathbf{N}} - \mathbf{S}_{\mathbf{N}} V_{DC}}{R - j\omega L} \,\overline{\mathbf{S}}_{\mathbf{N}} \right\},\tag{17}$$

$$i_{DC(2\omega t)} = \frac{3}{4} \operatorname{Re} \left\{ \frac{\mathbf{V}_{\mathbf{P}} - \mathbf{S}_{\mathbf{P}} V_{DC}}{R + j\omega L} \,\overline{\mathbf{S}}_{N} e^{j2\omega t} + \frac{\mathbf{V}_{\mathbf{N}} - \mathbf{S}_{\mathbf{N}} V_{DC}}{R - j\omega L} \,\overline{\mathbf{S}}_{\mathbf{P}} e^{-j2\omega t} \right\}.$$
(18)

The first component, (17), represents a DC component and the second, (18), represents a pulsating component with the frequency twice as high as that of the mains. The pulsating component is only produced when the negative sequence of either the input voltages or the switching functions is present.

From (18), a condition for the elimination of the pulsating component in the DC link can be derived

$$\operatorname{Re}\left\{\frac{\mathbf{V}_{\mathbf{P}} - \mathbf{S}_{\mathbf{P}} V_{DC}}{R + j\omega L} \overline{\mathbf{S}}_{N} e^{j2\,\omega t}\right\} = -\operatorname{Re}\left\{\frac{\mathbf{V}_{\mathbf{N}} - \mathbf{S}_{\mathbf{N}} V_{DC}}{R - j\omega L} \overline{\mathbf{S}}_{\mathbf{P}} e^{-j2\,\omega t}\right\}.$$
(19)

As the real part of a complex number equals the real part of its conjugate value, (18) can also be written as

$$\operatorname{Re}\left\{\frac{\mathbf{V}_{\mathbf{P}} - \mathbf{S}_{\mathbf{P}} V_{DC}}{R + j\omega L} \,\overline{\mathbf{S}}_{N} e^{j2\omega t}\right\} = -\operatorname{Re}\left\{\frac{\overline{\mathbf{V}}_{\mathbf{N}} - \overline{\mathbf{S}}_{\mathbf{N}} V_{DC}}{R + j\omega L} \,\mathbf{S}_{\mathbf{P}} e^{j2\omega t}\right\}.$$
(20)

For the above equation to be satisfied at any time, the following must hold providing that there is non-zero input impedance

$$\left(\mathbf{V}_{\mathbf{P}} - \mathbf{S}_{\mathbf{P}} V_{DC}\right) \overline{\mathbf{S}}_{\mathbf{N}} = -\left(\overline{\mathbf{V}}_{\mathbf{N}} - \overline{\mathbf{S}}_{\mathbf{N}} V_{DC}\right) \mathbf{S}_{\mathbf{P}}.$$
(21)

If the input voltages are known and the control is free to choose the positive sequence component of the switching functions, the negative sequence of the switching functions obtained from (21) is

$$\mathbf{S}_{\mathbf{N}} = \frac{\overline{\mathbf{S}}_{\mathbf{P}} \mathbf{V}_{\mathbf{N}}}{2\overline{\mathbf{S}}_{\mathbf{P}} V_{DC} - \overline{\mathbf{V}}_{\mathbf{P}}} \,. \tag{22}$$

It should be noted that the relation does not contain values of input resistance and inductance and is, therefore, the same for pure inductance as well as for pure resistance connected to the front end of the inverter.

As the amplitudes of the individual switching functions need to be less than or equal to one, the range of practical combinations of S_P and S_N is constrained. A simple, and rather conservative, condition to keep the switching functions in allowable limits can be written as

$$\left|\mathbf{S}_{\mathbf{P}}\right| + \left|\mathbf{S}_{\mathbf{N}}\right| \le 1.$$
(23)

For more precise evaluation of the constraints, we need to evaluate magnitudes of switching vectors in individual phases

$$\left|\mathbf{S}_{A}\right| = \left|\mathbf{S}_{\mathbf{P}} + \overline{\mathbf{S}}_{\mathbf{N}}\right|,\tag{24}$$

$$\left|\mathbf{S}_{B}\right| = \left|\mathbf{S}_{\mathbf{P}}a + \overline{\mathbf{S}}_{\mathbf{N}}a^{2}\right|,\tag{25}$$

$$\left|\mathbf{S}_{C}\right| = \left|\mathbf{S}_{\mathbf{P}}a^{2} + \overline{\mathbf{S}}_{\mathbf{N}}a\right|$$
(26)

and limit the magnitude of each of them

$$\left(\left|\mathbf{S}_{A}\right| \le 1\right) \land \left(\left|\mathbf{S}_{B}\right| \le 1\right) \land \left(\left|\mathbf{S}_{C}\right| \le 1\right).$$

$$(27)$$

For its operation, the above discussed control method requires to monitor the instantaneous values of the input phase voltages and of the DC-link voltage. Based on this information, a convenient combination of values of S_P and S_N can be chosen to produce the required value of the DC-link current and to satisfy the conditions in (22) and (23) at the same time. From S_P and S_N , the switching functions for the individual legs of the rectifier are computed and switching pulses are generated for individual switching devices based on a particular pulse width modulation algorithm. The switching devices are considered to be transistors or thyristors with forced commutation.

3. Operation of drive under unbalanced voltage supply

3.1 Numerical simulation of drive under unbalanced voltage supply

Operation of the described system has been numerically simulated under various types of unbalanced voltage supply in order to investigate the effect of the unbalance on the system behavior and the influence of certain circuit parameters. The reference parameters of the input impedance were chosen to be $R = 0.1 \Omega$ and L = 10 mH. The input phase voltages had nominal voltage amplitudes of 230 V, nominal frequency of 50 Hz, and mutual phase shifts of 120° to form a three-phase voltage system in the case of the symmetrical system. The DC-link voltage was set to 560 V and the capacitor of 1000 µF was used in the DC bus (Chomat et al., 2007).

First, operation of the investigated system under symmetrical voltage supply was simulated to obtain the reference case to compare with unbalanced operation. Figure 2 shows input phase voltages and currents and Figure 3 shows the DC-link current and voltage. It can be seen that both electrical quantities in the DC bus are smooth with no visible pulsations.




Fig. 2. Phase voltages and currents under symmetrical voltage supply.

Second, the unbalance caused by setting the magnitude of the voltage in phase A to 200 V_{RMS} was investigated. Figures 4 and 5 show the corresponding quantities at the input of the rectifier and in the DC bus when no measures are taken to eliminate the pulsations by suitable modification of switching in the active front-end rectifier. The DC-link current and voltage contain significant pulsations that would make control of the drive more complicated. When the switching functions are modified in order to eliminate the effect of the supply voltage unbalance, the pulsations are nearly entirely eliminated, Figures 6 and 7. This has also an effect on the input phase currents compared to the previous case.




Fig 3. DC-link voltage and current under symmetrical voltage supply.




Fig 4. Phase voltages and currents under unbalanced voltage supply without compensation.




Fig. 5. DC-link voltage and current under unbalanced voltage supply without compensation.




Fig. 6. Phase voltages and currents under unbalanced voltage supply with compensation.




Fig. 7. DC-link voltage and current under unbalanced voltage supply with compensation.

When DC-link capacitor is reduced to have the capacity of only 500 μ F instead of 1000 μ F, Figures 8 and 9, the DC-link voltage pulsations are increased twice as could be expected in case with no measures to eliminate the effect of the unbalance in the front-end rectifier. No change appears in the case when switching functions are modified to eliminate the effect of the unbalance, Figures 10 and 11.




Fig. 8. Phase voltages and currents under unbalanced voltage supply with reduced DC-link capacitance without compensation.




Fig. 9. DC-link voltage and current under unbalanced voltage supply with reduced DC-link capacitance without compensation.




Fig. 10. Phase voltages and currents under unbalanced voltage supply with reduced DC-link capacitance with compensation.




Fig. 11. DC-link voltage and current under unbalanced voltage supply with reduced DC-link capacitance with compensation.

The change of the input inductance from 10 mH to 5 mH leads to an adequate increase in the input phase currents as well as in the DC-link current, Figures 12 to 15. The relative amount of pulsations remain at about the same levels.




Fig. 12. Phase voltages and currents under unbalanced voltage supply with reduced input inductance without compensation.




Fig. 13. DC-link voltage and current under unbalanced voltage supply with reduced input inductance without compensation.




Fig. 14. Phase voltages and currents under unbalanced voltage supply with reduced input inductance with compensation.

203




Fig. 15. DC-link voltage and current under unbalanced voltage supply with reduced input inductance with compensation.

Finally, the unbalance caused by shifting the voltage phasor of phase A by 10° was investigated. Corresponding results due to the changes in circuit parameters are illustrated in Figures 16 to 27. It can be noted that the effects are similar to the previous case of unbalance.




Fig. 16. Phase voltages and currents under unbalanced voltage supply without compensation.





Fig. 17. DC-link voltage and current under unbalanced voltage supply without compensation.



205

Fig. 18. Phase voltages and currents under unbalanced voltage supply with compensation.




Fig. 19. DC-link voltage and current under unbalanced voltage supply with compensation.

The effect of reduction of the DC-link capacitor from 1000 μ F to 500 μ F is shown in Figures 20 through 23.




Fig. 20. Phase voltages and currents under unbalanced voltage supply with reduced DC-link capacitance without compensation.




Fig. 21. DC-link voltage and current under unbalanced voltage supply with reduced DC-link capacitance without compensation.




Fig. 22. Phase voltages and currents under unbalanced voltage supply with reduced DC-link capacitance with compensation.




Fig. 23. DC-link voltage and current under unbalanced voltage supply with reduced DC-link capacitance with compensation.

The corresponding situation for reduced input inductance from 10 mH to 5 mH is illustrated in Figures 24 to 27.




Fig. 24. Phase voltages and currents under unbalanced voltage supply with reduced input inductance without compensation.




Fig. 25. DC-link voltage and current under unbalanced voltage supply with reduced input inductance without compensation.




Fig. 26. Phase voltages and currents under unbalanced voltage supply with reduced input inductance with compensation.





Fig. 27. DC-link voltage and current under unbalanced voltage supply with reduced input inductance with compensation.


3.2 Limitation of control range due to unbalanced voltage supply

The necessity to generate the negative sequence component of the switching functions in order to eliminate the effect of the supply-voltage unbalance on the DC-link voltage pulsations reduces the control range for the positive sequence component of the switching functions (Chomat et al., 2009). This is due to the fact that in individual phases the maximum of the switching function can only reach one at most at any given time. Another constraint results from the current rating of the converter. The resulting constraints depend on the value and type of the unbalance.

Analysis of the limitation corresponding to various types of unbalanced supply voltages has been carried out. The reference parameters of the input impedance were chosen to be $R = 0.1 \Omega$ and L = 10 mH. The input phase voltages had nominal voltage amplitudes of 230 V, nominal frequency of 50 Hz, and mutual phase shifts of 120° to form a three-phase voltage system in the case of the symmetrical system. The DC-link voltage was set to 400 V. The choice of the positive sequence component of the switching functions from the available

control range affects both the magnitude of the DC-link current and the currents in individual input phases. Figure 28 shows what magnitudes of the DC-link current correspond to the coordinates from the available control range. The unbalance was formed





by setting the magnitude of the voltage in phase *A* to 0.75 p.u. The corresponding maximal input phase current magnitude, calculated as the maximum of all the phase currents, is shown in Figure 29. It can be seen from Figure 28 that the resulting DC-link current decreases in the vertical direction of the operating region, whereas the maximal input current in Figure 29 decreases in the horizontal direction. The corresponding measure of the current unbalance is depicted in Figure 30 and the average power factor of all the three input phases is depicted in Figure 31.




Fig. 29. Maximal input phase current under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 400 \text{ V}$).




Fig. 30. Input current unbalance under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 400 \text{ V}$).




Fig. 31. Power factor under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 400 \text{ V}$).

If we change the value of the input inductance from 10 mH to 1 mH, the constraints caused by the switching functions remain the same as can be seen from Figures 32 through 35. However, both the DC-link current and the input current increased nearly ten times as the input reactance represents the main limiting factor for the currents entering the rectifier. The excessive values of the currents would, in a case of a real rectifier, impose additional restrictions to the operating regions resulting from current stress of electronic components in the bridge. This can also be considered in the shape of new borders of operating regions.




Fig. 32. DC-link current under unbalanced voltage supply (L = 1 mH, $R = 0.1 \Omega$, $V_{dc} = 400 \text{ V}$).






Fig. 33. Maximal input phase current under unbalanced voltage supply (L = 1 mH, $R = 0.1 \Omega$, $V_{dc} = 400 \text{ V}$).








Fig. 35. Power factor under unbalanced voltage supply (L = 1 mH, $R = 0.1 \Omega$, $V_{dc} = 400 \text{ V}$).

A different situation arises when the input resistance is increased ten times to 1Ω . The corresponding electrical quantities are shown in Figures 36 through 39. The increase in the DC-link and input phase currents is not as dramatic as the resistance plays less significant role in limiting the currents than the inductance. The values of the currents are similar to the ones in the first case.




Fig. 36. DC-link current under unbalanced voltage supply (L = 1 mH, $R = 1 \Omega$, $V_{dc} = 400 \text{ V}$).




Fig. 37. Maximal input phase current under unbalanced voltage supply (L = 1 mH, $R = 1 \Omega$, $V_{dc} = 400 \text{ V}$).




Fig. 38. Input current unbalance under unbalanced voltage supply (L = 1 mH, $R = 1 \Omega$, $V_{dc} = 400 \text{ V}$).




Fig. 39. Power factor under unbalanced voltage supply (L = 1 mH, $R = 1 \Omega$, $V_{dc} = 400 \text{ V}$).

A change in the DC-link voltage introduces, on the other hand, a noticeable change in the shape of constraints caused by the limitation of the switching functions. Figures 40 through 43 show the situation for the decrease in the DC-link voltage from 400 V to 200 V and Figures 45 through 47 show the situation for the increase to 600 V. In the latter case, a rise of an isolated restricted area in the right hand side of the figure completely surrounded by available control space can be noticed.




Fig. 40. DC-link current under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 200 \text{ V}$).




Fig. 41. Maximal input phase current under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 200$ V).




Fig. 42. Input current unbalance under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 200 \text{ V}$).




Fig. 43. Power factor under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 200 \text{ V}$).




Fig. 44. DC-link current under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 600 \text{ V}$).




Fig. 45. Maximal input phase current under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 600 \text{ V}$).




Fig. 46. Input current unbalance under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 600 \text{ V}$).

Measurements on an experimental system identical to the simulated one have been carried out in order to verify the investigated method. The scope traces in Figure 48 show the measured current in phase A and the DC link current when the negative-sequence in the supply voltage is not compensated for by the control method and the DC link current, therefore, contains significant component pulsating with a frequency of 100 Hz, twice the

fundamental network frequency. The case when unbalanced voltage system is compensated by the investigated control method is illustrated in Figure 49. It can be seen that the pulsating component of the DC link current has been effectively eliminated by the investigated method.




Fig. 47. Power factor under unbalanced voltage supply (L = 10 mH, $R = 0.1 \Omega$, $V_{dc} = 600 \text{ V}$).




Fig. 48. Phase A current and DC-link current under unbalanced voltage supply without elimination of pulsating component.




Fig. 49. Phase A current and DC-link current under unbalanced voltage supply with elimination of pulsating component.

7. Conclusion

It has been shown in the article that it is possible to effectively compensate for the unbalanced voltage source at the input of a solid-state converter so that constant power flow into the DC bus is maintained. The results of simulations show that the choice of the operating point of front end converter may significantly affect the impact of the rectifier on the supplying power grid. It is possible to select the optimal operating point according to the chosen optimization criteria, which can be e.g. maximal power factor or current unbalance.


8. Acknowledgment

This work was supported by the Grant Agency of the Czech Republic under research grant No. 102/09/1273 and by the Institutional Research Plan AV0Z20570509.

9. References

- Stankovic, A. V. & Lipo, T. A. (2001). A Novel Control Method for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced Operating Conditions, IEEE Trans. on Power Electronics, 16, pp. 603-611, ISSN: 0885-8993.
- Stankovic, A. V. & Lipo, T. A. (2001). A Generalized Control Method for Input-Output Harmonic Elimination of the PWM Boost Type Rectifier Under Simultaneous Unbalanced Input Voltages and Input Impedances, Power Electronics Specialists Conference, pp. 1309-1314, ISBN: 0-7803-7067-8, Vancouver, Canada, June 2001.
- Lee, K.; Jahns, T. M.; Berkopec, W. E. & Lipo, T. A. (2006). Closed-form analysis of adjustable-speed drive performance under input-voltage unbalance and sag conditions, IEEE Trans. on Industry Applications, vol. 42, no. 3., pp. 733-741, ISSN: 0093-9994.
- Cross, A. M.; Evans, P. D. & Forsyth, A. J. (1999). DC Link Current in PWM Inverters with Unbalanced and Non Linear Loads, IEE Proc.-Electr. Power Appl., vol. 146, no. 6, pp. 620-626, ISSN: 1350-2352.
- Song, H. & Nam, K. (1999). Dual Current Control Scheme for PWM Converter Under Unbalanced Input Voltage Conditions, IEEE Trans. on Industrial Electronics, 46, pp. 953-959, ISSN: 0278-0046.
- Chomat, M. & Schreier, L. (2005). Control Method for DC-Link Voltage Ripple Cancellation in Voltage Source Inverter under Unbalanced Three-Phase Voltage Supply, IEE Proceedings on Electric Power Applications, vol. 152, no. 3, pp. 494 – 500, ISSN: 1350-2352.
- Chomat, M.; Schreier, L. & Bendl, J. (2007). Operation of Adjustable Speed Drives under Non Standard Supply Conditions, IEEE Industry Applications Conference/42th IAS Annual Meeting, pp. 262-267, ISBN: 978-1-4244-1259-4, New Orleans, USA, September 2007.
- Chomat, M.; Schreier, L. & Bendl, J. (2009). Influence of Circuit Parameters on Operating Regions of PWM Rectifier Under Unbalanced Voltage Supply, IEEE International Electric Machines and Drives Conference, pp. 357-362, ISBN: 978-1-4244-4251-5, Miami, USA, May 2009.
- Chomat, M.; Schreier, L. & Bendl, J. (2009). Operating Regions of PWM Rectifier under Unbalanced Voltage Supply, International Conference on Industrial Technology, pp. 510 – 515, ISBN: 978-1-4244-3506-7, Gippsland, Australia, February 2009.

216



Electric Machines and Drives Edited by Dr. Miroslav Chomat

ISBN 978-953-307-548-8 Hard cover, 262 pages **Publisher** InTech **Published online** 28, February, 2011

Published in print edition February, 2011

The subject of this book is an important and diverse field of electric machines and drives. The twelve chapters of the book written by renowned authors, both academics and practitioners, cover a large part of the field of electric machines and drives. Various types of electric machines, including three-phase and single-phase induction machines or doubly fed machines, are addressed. Most of the chapters focus on modern control methods of induction-machine drives, such as vector and direct torque control. Among others, the book addresses sensorless control techniques, modulation strategies, parameter identification, artificial intelligence, operation under harsh or failure conditions, and modelling of electric or magnetic quantities in electric machines and increasing the overall energy efficiency of electric drives.

How to reference

In order to correctly reference this scholarly work, feel free to copy and paste the following:

Miroslav Chomat (2011). Operation of Active Front-End Rectifier in Electric Drive under Unbalanced Voltage Supply, Electric Machines and Drives, Dr. Miroslav Chomat (Ed.), ISBN: 978-953-307-548-8, InTech, Available from: http://www.intechopen.com/books/electric-machines-and-drives/operation-of-active-front-end-rectifier-in-electric-drive-under-unbalanced-voltage-supply



InTech Europe

University Campus STeP Ri Slavka Krautzeka 83/A 51000 Rijeka, Croatia Phone: +385 (51) 770 447 Fax: +385 (51) 686 166 www.intechopen.com

InTech China

Unit 405, Office Block, Hotel Equatorial Shanghai No.65, Yan An Road (West), Shanghai, 200040, China 中国上海市延安西路65号上海国际贵都大饭店办公楼405单元 Phone: +86-21-62489820 Fax: +86-21-62489821 © 2011 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the <u>Creative Commons Attribution-NonCommercial-ShareAlike-3.0 License</u>, which permits use, distribution and reproduction for non-commercial purposes, provided the original is properly cited and derivative works building on this content are distributed under the same license.



